ADVANCE INFORMATION

100310

National Semiconductor

100310 Low Skew 2:8 Differential Clock Driver

General Description

The 100310 is a low skew 8-bit differential clock driver which is designed to select between two separate differential clock inputs. The low output to output skew (< 50 ps) is maintained for either clock input. A LOW on the select pin (SEL) selects CLKINA, CLKINA and a HIGH on the SEL pin selects the CLKINB, CLKINB inputs.

The 100310 is ideal for those applications that need the ability to freely select between two clocks, or to maintain the ability to switch to an alternate or backup clock should a problem arise with the primary clock source.

A $\mathsf{V}_{\mathsf{B}\mathsf{B}}$ output is provided for single-ended operation.

Logic Symbol CLK CLK CLK. CLK. CLK, CLK-CLK, CLKINA CLK. CLKINA CLKA CLKINB CLK4 CLKINB CLK5 CLK SEL CLK6 CLKe CLK,

Features

- Low output to output skew (≤ 50 ps)
- Differential inputs and outputs
- Allows multiplexing between two clock inputs
- Voltage compensated operating range: -4.2V to -5.7V

Pin Names	Description		
CLKIN ₀ , CLKIN ₀	Differential Clock Inputs		
SEL	Select		
CLK0-7, CLK0-8	Differential Clock Outputs		
V _{BB}	V _{BB} Output		
NC	No Connect		

Truth Table

CLKINA		CLKINB	CLKINB	SEL	CLKn	CLKn
н	L	X	х	L	н	L
L	н	х	х	L	L	н
х	х	н	L	н	н	L
х	х	L	н	н	L	н

TL/F/10943-1

CLK7 V_{RR}

