

10111B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION


The 10111 is a dual high speed 3-input 3-output NOR gate. The 10111 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire-"OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the 10111 particularly useful in clock distribution applications where minimum clock skew is desired.

FEATURES

- FAST PROPAGATION DELAY = 2.4 ns TYP (ALL OUTPUTS LOADED)
- POWER DISSIPATION = 150 mW/PACKAGE TYP (NO LOAD)
- VERY HIGH FANOUT CAPABILITY
 - CAN DRIVE SIX 50 Ω LINES
- HIGH Z INPUTS – INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2 V \pm 5\%$ RECOMMENDED
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY

LOGIC DIAGRAM




TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).

TEST VOLTAGE VALUES				
(Volts)				
Temperature	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max
-30°C	-0.890	-1.890	-1.205	-1.500
+25°C	-0.810	-1.850	-1.105	-1.475
+85°C	-0.700	-1.825	-1.035	-1.440


Characteristic	Symbol	Pin Under Test	10111 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					(V _{CC}) Gnd	
			-30°C		+25°C		+85°C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}		
			Min	Max	Min	Max	Min	Max								
Power Supply Drain Current	I _E	8	-	-	-	-	38	-	-	mAdc	-	-	-	-	8	1,15,16
	I _{inH}	5,6,7	-	-	-	-	435	-	-	μAdc	-	-	-	-	8	1,15,16
	I _{inL}	5,6,7	-	-	0.5	-	-	-	-	μAdc	-	-	-	-	8	1,15,16
Logic "1" Output Voltage	V _{OH}	2	-1.050	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	5	-	-	8	1,15,16
		3	-1.050	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	6	-	-	8	1,15,16
		4	-1.050	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	7	-	-	8	1,15,16
Logic "0" Output Voltage	V _{OL}	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5	-	-	-	8	1,15,16
		3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	6	-	-	-	8	1,15,16
		4	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	7	-	-	-	8	1,15,16
Logic "1" Threshold Voltage	V _{OHA}	2	-1.080	-	-0.980	-	-	-0.810	-	Vdc	-	-	-	5	8	1,15,16
		3	-1.080	-	-0.980	-	-	-0.810	-	Vdc	-	-	-	6	8	1,15,16
		4	-1.080	-	-0.980	-	-	-0.810	-	Vdc	-	-	-	7	8	1,15,16
Logic "0" Threshold Voltage	V _{OLA}	2	-	-1.855	-	-	-1.630	-	-1.595	Vdc	-	-	5	-	8	1,15,16
		3	-	-1.855	-	-	-1.630	-	-1.595	Vdc	-	-	6	-	8	1,15,16
		4	-	-1.855	-	-	-1.630	-	-1.595	Vdc	-	-	7	-	8	1,15,16
Switching Times ** (50 ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t ₅₊₂₋	2	1.4	3.5	1.4	2.4	3.5	1.5	3.8	ns	-	-	5	2	8	1,15,16
	t ₅₋₂₊	2												2		
	t ₅₊₃₋	3												3		
	t ₅₋₃₊	3												3		
	t ₅₊₄₋	4												4		
	t ₅₋₄₊	4												4		
Rise Time (20% to 80%)	t ₂₊	2	1.0		1.1	2.2	3.5	1.2	3.8					2		
	t ₃₊	3												3		
	t ₄₊	4												4		
Fall Time (20% to 80%)	t ₂₋	2												2		
	t ₃₋	3												3		
	t ₄₋	4												4		

* Individually test each input using the pin connections shown.
** Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 5 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.