

# DUAL 2-WIDE 3,3-INPUT OR-AND GATE 10118

10118B, F: --30 to +85°C

## DIGITAL 10,000 SERIES ECL

LOGIC DIAGRAM

#### DESCRIPTION

The 10118 package contains two 3,3-input OR-AND Complex gates. Pin 9 is common to both gates. This function is particularly useful in data control, multiplexing and data distribution. The 10118 is optimized for high performance applications and has an excellent speed power product. All inputs are terminated with a 50 k $\Omega$  resistor to VEE which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment. This gate meets the ECL 10,000 Series current and rise and fall time specifications.

#### **FEATURES**

- FAST PROPAGATION DELAY FOR 2 LOGIC LEVELS = 2.3 ns TYP
- LOW POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY – CAN DRIVE 50  $\Omega$  LINE
- HIGH Z INPUTS INTERNAL 50 k $\Omega$  PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V<sub>CC</sub> =  $-5.2 V \pm 5\%$  RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

#### CIRCUIT SCHEMATIC



#### **TEMPERATURE RANGE**

● -30 to +85°C Operating Ambient

#### PACKAGE TYPE

B: 16-Pin Silicone DIP F: 16-Pin CERDIP



ELECTRICAL CHARACTERISTICS										2.0	TEST VOLTAGE VALUES					
at Listed Volta	Listed Voltages and Ambient Temperatures).								@ Test	VIH max	Vil. min	VIHA min	VILA mex	VEE	1	
										-30° C	-0.890	-1.890	-1.205	-1.500	-5.2	1
										+25°C	-0.810	-1.850	-1.105	-1.476	-5.2	1
										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
	Symbol	Pin Under Tegt	10118 Test Limite								TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
Cherecteristic			-30° C		+26°C			+88° C		1		r		T —		IVcc)
			Min	Max	Min	Тур	Mex	Min	Mex	Unit	VIH max	VIL min	VIHA min		VEE	Gnd
Power Supply Dreimn Current	1E	8	-	-	-	20	28	-	-	mAde	-	-	-	-	8	1,16
Input Current	linH	6	-	-	-	-	265	-		μAdc	6	- 1 ÷ 1 *		1	8	1,16
		1	-	-	-	-	265	-	-	1 1	7	-	-	-		1 1
		9	-	-	-	-	370	-	1 H		9	-	-	-	1	1
	linL	6	-	-	0.6		-	-	-	µAdc ل	-	6	-	-	8	1,16
		,	-	-		-	-	-	-		-	7	-	-		1 1
		9	-	-		-	-	-	-		-	9	-	-		
Logic "1" Output Voltage	VOH	2	-1.060	-0.890	-0.960	-	-0.810	-0 890	-0.700	Vđć	3,9			-	8	1,16
Logic "O" Output Voltage	VOL	2	-2.000	-1.675	-1.990	-	-1.680	-1.920	-1.615	Vdc	-	3,9	-	-	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	0.980	-	-	-0910	-	Vdc	9	-	3	-	8	1,16
Logic "O" Threshold Voltege	VOLA	2	-	-1.656	-	-	-1.630	-	-1.695	Vdc	8		-	3	8	1,16
Switching Times*											+1.11 V		Puise in	Pulse Out	-3.2 V	+2.0
(50-ohm load)		1										1				t
Propagation Delay	16+ 2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	<b>ns</b>	3	1910	6	2	8	1,16
	18- 2-		1.4	3.9	1.4	2.3	3.4	1.4	3.8			-	1 1			
Rise Time (20% to 80%)	t+	11	0.8	4.1	1.6	2.6	4.0	1.5	4.6			-	1 1			1 1
Fall Time (20% to 80%)	t		0.8	4.1	1.6	2.6	4.0	1.6	4.6			-	1			

\*Unused outputs connected to a 50-ohm resistor to ground.

#### SWITCHING TIME TEST CIRCUIT



### PROPAGATION DELAY WAVEFORMS @ 25°C



#### NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- 2. For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be <1/4 inch from TP<sub>in</sub> to input pin and TP<sub>out</sub> to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- 3. Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.