

10118B, F: -30 to $+85^{\circ}\text{C}$

DIGITAL 10,000 SERIES ECL


DESCRIPTION

The 10118 package contains two 3,3-input OR-AND Complex gates. Pin 9 is common to both gates. This function is particularly useful in data control, multiplexing and data distribution. The 10118 is optimized for high performance applications and has an excellent speed power product. All inputs are terminated with a $50\text{ k}\Omega$ resistor to V_{EE} which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment. This gate meets the ECL 10,000 Series current and rise and fall time specifications.

FEATURES

- FAST PROPAGATION DELAY FOR 2 LOGIC LEVELS = 2.3 ns TYP
- LOW POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
— CAN DRIVE $50\ \Omega$ LINE
- HIGH Z INPUTS — INTERNAL $50\text{ k}\Omega$ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{CC} = -5.2\text{ V} \pm 5\%$ RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY

LOGIC DIAGRAM




TEMPERATURE RANGE

- -30 to $+85^{\circ}\text{C}$ Operating Ambient

PACKAGE TYPE

- B: 16-Pin Silicone DIP
- F: 16-Pin CERDIP

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS (at Listed Voltages and Ambient Temperatures).


ELECTRICAL CHARACTERISTICS (at Listed Voltages and Ambient Temperatures).											TEST VOLTAGE VALUES (Volts)						IV _{CC} Gnd	
Characteristic	Symbol	Pin Test	10118 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			-30° C			+26° C				+88° C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{IILA} max		V _{EE}
			Min	Max	Typ	Min	Max	Min		Max								
Power Supply Drain Current	I _E	8	—	—	—	20	26	—	—	mAdc	—	—	—	—	—	8	1,18	
Input Current	I _{inH}	6	—	—	—	—	265	—	—	μAdc	6	—	—	—	—	8	1,18	
		7	—	—	—	—	265	—	—	μAdc	7	—	—	—	—	↓	↓	
		9	—	—	—	—	370	—	—	μAdc	9	—	—	—	—	↓	↓	
I _{inL}	6	—	—	0.6	—	—	—	—	μAdc	—	6	—	—	—	8	1,18		
	7	—	—	—	—	—	—	—	μAdc	—	7	—	—	—	↓	↓		
	9	—	—	—	—	—	—	—	μAdc	—	9	—	—	—	↓	↓		
Logic "1" Output Voltage	V _{OH}	2	-1.090	-0.890	-0.890	—	-0.810	-0.890	-0.700	Vdc	3,9	—	—	—	—	8	1,18	
Logic "0" Output Voltage	V _{OL}	2	-2.000	-1.675	-1.690	—	-1.680	-1.920	-1.615	Vdc	—	3,9	—	—	—	8	1,18	
Logic "1" Threshold Voltage	V _{OH1}	2	-1.080	—	-0.980	—	—	-0.910	—	Vdc	9	—	3	—	—	8	1,18	
Logic "0" Threshold Voltage	V _{OL1}	2	—	-1.655	—	—	-1.630	—	-1.695	Vdc	9	—	—	3	—	8	1,18	
Switching Times* (50-ohm load)											+1.1 V				-3.2 V	+2.0 V		
Propagation Delay	t _{pd} 2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	3	—	6	2	8	1,18		
	t _{pd} 2-		1.4	3.9	1.4	2.3	3.4	1.4	3.8									
Rise Time (20% to 80%)	t _r	↓	0.8	4.1	1.5	2.6	4.0	1.5	4.6	↓	↓	↓	↓	↓	↓	↓		
Fall Time (20% to 80%)	t _f	↓	0.8	4.1	1.5	2.6	4.0	1.5	4.6	↓	↓	↓	↓	↓	↓	↓		

*Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

1. Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
2. For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be $< 1/4$ inch from TP_{in} to input pin and TP_{out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
3. Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
4. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.