sinnetics

$\begin{array}{c} \text{4-WIDE 3,3,3,3-INPUT} \\ \text{OR-AND/OR-AND-INVERT GATE} \end{array} \bigg| \begin{array}{c} \textbf{10121} \end{array}$

10121B,F: -30 to +85°C

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10121 is a 4 wide 3-3-3-input OR-AND/OR-AND-INVERT gate. Pin 10 is common to two of the input gates. This function is particularly useful in data control and multiplexing. The 10121 is optimized for high performance applications and has an excellent speed power product. All inputs are terminated with a 50 k Ω resistor to VFF which eliminates the need to tie unused inputs low. The high impedance inputs and high output fanout is ideal for a transmission line environment.

FEATURES

- FAST PROPAGATION DELAY FOR 2 LOGIC LEVELS = 2.3 ns TYP
- LOW POWER DISSIPATION = 100 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
 - CAN DRIVE TWO 50 Ω LINES
- HIGH Z INPUTS INTERNAL 50 $k\Omega$ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIA-TIONS: $V_{EE} = -5.2 \text{ V} \pm 5\% \text{ RECOMMENDED}$
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY


EQUATIONS (Positive Logic)

 $2 = (4+5+6) \cdot (7+9+10) \cdot (10+11+12) \cdot (13+14+15)$

 $3 = (\overline{4+5+6}) + (\overline{7+9+10}) + (\overline{10+11+12}) + (\overline{13+14+15})$

 $= (4+5+6) \cdot (7+9+10) \cdot (10+11+12) \cdot (13+14+15)$

LOGIC DIAGRAM




TEMPERATURE RANGE

-30 to +85°C Operating Ambient

PACKAGE TYPE

B: 16-Pin Silicone DIP F: 16-Pin CERDIP

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS (at Listed Voltage and Ambient Temperatures).

I	TEST VOLTAGE VALUES (Volte)												
@ Test													
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+26°C	-0.810	-1.850	-1.105	-1.475	-6.2								
+85° C	-0.700	-1.825	-1.035	-1.440	-5.2								


Characteristic	Symbol	Pin Under Test	10121 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					1	
			-30°C +26°C			+86°C							(VCC)			
			Min	Мех	Min	Тур	Mex	Min	Mex	Unit	VIH max	VIL min	VIHA min	VILA mex	VEE	and
Power Supply Drain Current	IΕ	8	-	-	-	20	- 26	-	-	mAdc	-	-	-	-	8	1,16
Input Current	linH	7	-	-	-	-	265	-	-	μAdc	7	-	-	_	8	1.16
	1	9	~	-	-	-	265	-	-	1 1	9	-	-	-	1	1 1
		10	-	-	-	-	370	-	-	1	10	-	-	- 3		
	linL	7	-5	-	0,6	-	-	-	100	μAdc	-	7	-	1-0	8	1.16
		9	-	-		-	-	-	-	1 1	_	9	-	-	1 1	1 1
		10	-	-	1			-	-	'	121	10	-	-		_'
Logic "1" Output Voltage	VOH	3	-1.060	-0.780	-0.980	-	-0.700	-0.890	-0.690	Vdc	-	-	-	-	8	1,16
		2	-1 060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	4,10,15	-	-	le l	8	1,16
Logic "0" Output Voltage	VOL	3	-1.890	-1.676	-1 850	_	-1.860	-1.826	-1.615	Vdc	4,10,15	-	-	-	В	1,16
	1	2	-2.000	-1.675	-1.990	_	-1.650	-1.920	-1.615	Vdc	-	4,10,15	-	-	8	1,16
Logic "1" Threshold Voltage	VOHA	3	-1.080	-	-0.980	-	200	-0.910	-	Vdc	10,15		-	4	A	1,16
	i	2_	-1 080	-	-0 980	-	-	-0.910		Vdc _	10,16	-	4	+0	В	1,16
Logic "0" Threshold Voltage	VOLA	3	41	-1.655	12	-	-1.630		-1.595	Vdc	10,15	-	4	-	8	1,16
		2	-	-1.655	-	-	-1.630	-	-1.596	Vdc	10,16	-	-	4	8	1,16
Switching Times *											+1.11 V		Puise In	Pulse Out	-3.2 V	+2.0 V
(50-ohm load)	J															
Propagation Delay	14+3-	3	1.4	3.9	1,4	2.3	3.4	1,4	3.8	ns	10,13	-	4	3	8	1,16
	14 3+	3	l i	- 1	1 1	- 1	1	lι	- 1	1 1	1	-		3		1 1
	14+ 2+	2	1 1	1	1 1	- 1	1	1 1	1	11.	}		1 1	2	1 1	
	14-2-	2	1 1	1	1	1	1	1	1		1	-		2	1 1	
Rise Time (20% to 80%)	t3+) 3	0.9	4.1	1,1	2 5	4.0	1.1	4.6			-	1	3	1 1	
	12+	2	1 1	ı		1	- 1		1		1	-		2	1 1	
Fail Time (20% to 80%)	t3	3	1.1	1	1	1	ı.	1 1	1			-		э		1
	12~	2	1 1	7	1			1 7	7					2	1	1

^{*}Unused outputs connected to a 50-ohm resistor to ground.

SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORMS @ 25°C



NOTES:

- 1. Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 2 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 Inch from TP_{in} to input pin and TP_{Out} to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal.
 Terminals not specifically referenced are left electrically open.