10173F: -30 TO +85°C

# DIGITAL 10,000 SERIES ECL


#### DESCRIPTION

The 10173 is a quad clocked D-type latch with 2 to 1 data multiplexing.

Any change at the selected D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data or select inputs will not affect the output information.

When the select input is false, the DnO inputs are selected and when select is true the D<sub>n</sub>1 inputs are selected. As a quad 2-Input Multiplexer, with the added feature of a latch output, the 10173 provides the data select and store function in the same package. The result is a savings in system delay and package count.

# LOGIC DIAGRAM



#### **FEATURES**

- SIMULTANEOUS MULTIPLEXING AND LATCHING **FUNCTION IMPROVES SYSTEM PERFORMANCE**
- QUAD LATCH AND MULTIPLEXER ON ONE CHIP **INCREASES SYSTEM DENSITY**
- FAST PROPAGATION DELAY
  - = 2.5 ns TYP (DATA TO OUTPUT)
  - = 3.7 ns TYP (SELECT TO OUTPUT)
  - = 4.3 ns TYP (CLOCK TO OUTPUT)
- LOW POWER DISSIPATION = 325 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY CAN DRIVE 50  $\Omega$ LINES
- HIGH Z INPUTS INTERNAL 50 kΩPULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIA-TIONS: VFF = -5.2 V ±5% RECOMMENDED
- OPEN EMITTER OUTPUTS ALLOW WIRE OR AND **DATA BUSSING**

# **APPLICATIONS**

COMBINED MULTIPLEXER - REGISTER FOR:

high speed central processors

high speed peripherals

high speed minicomputers

communication systems

instrumentation

#### TRUTH TABLE

D <sub>n</sub>	С	Q <sub>n</sub> (N + 1)
L	L	L
Н	L	Н
φ	Н	Q <sub>n</sub> (N)

Dn = S · Dn0 + S · Dn1 φ = Don't Care.

# **TEMPERATURE RANGE**

→30 to +85°C Operating Ambient

#### PACKAGE TYPE

• F: 16 Pin CERDIP


# ELECTRICAL CHARACTERISTICS (At Listed Voltages and Ambient Temperatures).

	TEST VOLTAGE VALUES											
@ Test	(Valte)											
Temperature	VIH max	VIL min	VIHA min	VILA mex	VEE							
−30" C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2							
+85°C	-0 700	-1.825	-1.035	-1.440	-5.2							


	_		Pin	10173 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					1
Characteristic		Symbol	Under Test	-30°C		+25°C		+85°C		Т	<b>├</b> ──		T	T	т	1
				Min	Мел	Min	Max	Min	Max	Unit	VIH mex	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Curren	ı	1E	8	-	-	-	78	-	-	mAde	7,9	-	-	-	8	16
Input Current		lin H	5	-	-	-	290	-		µAdc	5	-		-	А	16
			6	-	-	~	220	-	-		6	-	-	-		
			7	-	-	-	290	-	~		,	-	-	-		1
			_ 9			<b>_</b>	220				9	-	-	-		1
	lin L	4.		_	0 50		-		μAde		4			8 .	18	
Logic "1"		VOH	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	4	7.9	-	-	8	16
Output Voltage	_		2	-1.060	-0.890	<b>−0.960</b>	-0.810	<b>⊸0 890</b>	-0.700	Vdc	3,9	7			8	16
Logic "O"		VOL	2	-1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc	-	4.7,9	-	-	8	16
Output Voltage		i	2	-1.890	1.675	-1.850	-1.650	-1,825	-1.615	Vdc	9	3,7	-		. 8	16
Logic "1"		VOHA	2	-1 080		- 0.980	-	-0910	_	Vdc	-	7,9	4		8	16
Threshold Voltage			2	-1.080		0 980	_	-0910	~	Vdc	9	7	_ 3	-	8	16
Logic "O"		VOLA	2	-	-1.665		-1.630	-	-1.696	Vdc	_	7,9	-	4	8	16
Threshold Voltage			2	-	-1.665	-	-1.630	-	-1,596	Vdc	9	7	-	3	8	16
Switching Times 150-chm le	oad)					Typ	Mex				+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
(See Figure 1)		1	1					Ì								
Cloc	Data	14+2+	2	0-0	-	25	re-	-	-	ns	9	7	4	2	8	16
	Clock	t7- 2+	1	-	-	4.3	-	-	-	1	4,9	-	7	1	1	1 1
	Select	19+ 2+	,	-	-	3.7	-	-	-	,	4	7	9		, ,	,
Setup Time	Data	tsarup	2		-	1.6		_		ns		7.9	4	2	8	16
Se	Select	1setup	2			2.5				Na	3	7	9	2	8	16
Hold Time	Data	1hold	2	-	-	0.0	-	-	-	ns	-	7.9	4	2	8	16
	Spiect	fhold	2		-	<b>−0</b> .5	_	-	-	ne	3	7	9	2	8	16
Rise Time (20% to 80%)		t2+	2	-	-	20	-	-		ns ns	-	7,9	4	2	8	16
Fall Time (20% to 80%)		12-	2		-	2.0	-	-	-	ne	-	7,9	4	2	8	16

<sup>\*</sup>All other inputs tested in the same manner

### SWITCHING TIME TEST CIRCUIT



# PROPAGATION DELAY WAVEFORMS @ 25°C



#### NOTES:

- Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 fpm is maintained. Voltage levels will shift approximately 6 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP<sub>in</sub> to input pin and TP<sub>out</sub> to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.
- Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- All voltage measurements are referenced to the ground terminal.
   Terminals not specifically referenced are left electrically open.