intel

2107B 4096 BIT DYNAMIC RAM

	2107B	2107B-4	2107B-5
Access Time	200ns	270ns	300ns
Read, Write Cycle	400ns	470ns	590ns
RMW Cycle	520ns	590ns	750ns

- Low Cost Per Bit
- Low Standby Power
- Easy System Interface
- Only One High Voltage Input Signal — Chip Enable
- TTL Compatible All Address, Data, Write Enable, Chip Select Inputs
- Refresh Period—2ms for 2107B, 2107B-4, 1ms for 2107B-5 @70°C

- Address Registers Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded On Chip Address Decode
- Output is Three State and TTL Compatible
- Industry Standard 22-Pin Configuration

The Intel[®]2107B is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 2107B uses dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is most easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 2107B is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies. The 2107B uses a single transistor cell to achieve high speed and low cost. It is a replacement for the 2107A.



Absolute Maximum Ratings*

Temperature Under Bias
Storage Temperature
All Input or Output Voltages with Respect to the most Negative Supply Voltage, V _{BB}
Supply Voltages V _{DD} , V _{CC} , and V _{SS} with Respect to V _{BB}
Power Dissipation

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = +12V \pm 5\%$, $V_{CC} = +5V \pm 10\%$, $V_{BB}^{[1]} = -5V \pm 5\%$, $V_{SS} = 0V$, unless otherwise noted.

Country 1	D		Limits		Unit	Conditions	
Symbol	Parameter	Min.	Typ.[2]	Max.			
ı _{LI} (6)	Input Load Current (all inputs except CE)		.01	50	μА	V _{IN} = V _{IL MIN} to V _{IH MAX} CE = V _{ILC} or V _{IHC}	
ILC	Input Load Current		.01	2	μA	VIN = VIL MIN to VIH MAX	
IILO]	Output Leakage Current for high impedance state		.01	10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_{O} = 0V \text{ to } 5.25V$	
IDD1	V _{DD} Supply Current during CE off ^[3]		110	200 ^[5]	μA	CE = -1V to +.6V	
IDD2	V _{DD} Supply Current during CE on			60	mA	$CE = V_{IHC}, \overline{CS} = V_{IL}$	
IDDAV	Average V _{DD} Current		38	54	mA	$\overline{CS} = V_{1L}$; $T_A = 25^{\circ}C$; Min cycle time, Min t _{CE}	
Icc1 [4]	V _{CC} Supply Current during CE off		.01	10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$	
I _{BB}	V _{BB} Supply Current		5	400	μA		
VIL	Input Low Voltage	-1.0		0.6	V	$t_{T} = 20ns, V_{1LC} = +1.0V$	
VIH	Input High Voltage	2.4		V _{CC} +1	V	t _T = 20ns	
VILC	CE Input Low Voltage	-1.0		+1.0	V		
VIHC	CE Input High Voltage	V _{DD} -1		V _{DD} +1	V		
VOL	Output Low Voltage	0.0		0.45	V	I _{OL} = 2.0mA	
VOH	Output High Voltage	2.4		Vcc	V	I _{OH} = -2.0mA	

NOTES:

 The only requirement for the sequence of applying voltage to the device is that V_{DD}, V_{CC}, and V_{SS} should never be .3V or more negative than V_{BB}.

2. Typical values are for $T_A = 25^{\circ}C$ and nominal power supply voltages.

3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

4. During CE on V_{CC} supply current is dependent on output loading, V_{CC} is connected to output buffer only.

5. Maximum IDD1 for 2107B-5 is 250 μA.

 During CE high a current of 0.5mA typical, 1.5mA maximum will be drawn from any address pin which is switched from low to high.

A. C. Characteristics $T_{A} = 0^{\circ}C t_{0} 70^{\circ}C$, $V_{DD} = 12V \pm 5\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 5\%$,

Symbol	Parameter	2107B		2107B-4		2107B-5		11-14	
		Min.	Max.	Min.	Max.	Min.	Max.	Units	Note
tREF	Time Between Refresh		2		2		1	ms	7
tAC	Address to CE Set Up Time	0		0		10		ns	3
tAH	Address Hold Time	100		100		100		ns	
t _{CC}	CE Off Time	130		130		200		ns	
tT	CE Transition Time	10	40	10	40	10	40	ns	
t _{CF}	CE Off to Output High Impedance State	0		0		0		ns	

READ CYCLE

Symbol	Parameter	2107B		2107B-4		2107B-5			
		Min.	Max.	Min.	Max.	Min.	Max.	Units	Note
t _{CY}	Cycle Time	400		470		590		ns	4
tCE	CE On Time	230	4000	300	4000	350	3000	ns	
t _{CO}	CE Output Delay		180		250		280	ns	5
tACC	Address to Output Access		200		270		300	ns	6
twL	CE to WE	0		0		0		ns	
twc	WE to CE On	0		0		0		ns	

WRITE CYCLE

Symbol	Parameter	21	2107B		2107B-4		2107B-5		
		Min.	Max.	Min.	Max.	Min.	Max.	Units	Note
t _{CY}	Cycle Time	400		470	-	590		ns	4
t _{CE}	CE On Time	230	4000	300	4000	350	3000	ns	
tw	WE to CE Off	125		150		200		ns	
t _{CW}	CE to WE	150		150		150		ns	
t _{DW}	DIN to WE Set Up	0		0		0		ns	1
tDH	D _{IN} Hold Time	0		0		0		ns	
twp	WE Pulse Width	50		50		75		ns	
tww	WE Delay	75	10	75		75		ns	

Capacitance |2| T_A = 25°C

Symbol	Test		ic And hic Pkg. Max.	Unit	Conditions	
CAD	Address Capacitance, CS	4	6	pF	V _{IN} = V _{SS}	
CCE	CE Capacitance	17	25	pF	V _{IN} = V _{SS}	
COUT	Data Output Capacitance	5	7	pF	V _{OUT} = 0V	
CIN	D _{IN} and WE Capacitance	8	10	pF	V _{IN} = V _{SS}	

Notes: 1. If \overline{WE} is low before CE goes high then D_{IN} must be valid when CE goes high.

3. tAC is measured from end of address transition.

4. $t_T = 20ns$ 5. $C_{LOAD} = 50pF$, Load = One TTL Gate, Ref = 2.0V.

2. Capacitance measured with Boonton Mater or effective capacitance calculated from the equation.

 $C = \frac{I\Delta t}{\Delta V}$ with the current equal to a constant 20mA.

6. $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$ 7. $t_{REF} = 2ms$ at $T_A = 55^{\circ}$ C for the 2107B-5.

tev VIH 3 ADDRESS AND CS ADDRESS CAN CHANGE (7) ADDRESS STABLE ADDRESS STABLE (2) VIL t₇ tAH tAC(0) tCE Viuc -6 CE (4) VILC tee ^twc V. .. WE CAN CHANGE WE CAN CHANGE WE VIL VOH 6 HIGH HIGH DOUT - IMPEDANCE VALID Voi tACC tCF Write Cycle tc۱ Чн 3 ADDRESS AND CS ADDRESS STABLE ADDRESS CAN CHANGE (7) ADDRESS STABLE 2 VIL TAH tAC tCE VIHC 5 CE 4 VILC ^tcw ^tcc ViH WE WE CAN CHANGE WE CAN CHANGE VIL ^tDH tow Чн DIN DIN CAN CHANGE DIN STABLE DIN CAN CHANGE VIL ъ HIGH HIGH DOUT UNDEFINED IMPEDANCE VOL ----1CF

Read and Refresh Cycle [1]



3. VIH MIN is the reference level for measuring timing of the addresses, CS, WE, and DIN.

4. VSS +2.0V is the reference level for measuring timing of CE.

5. VDD -2V is the reference level for measuring timing of CE.

6. V_{SS} +2.0V is the reference level for measuring the timing of D_{OUT} .

7. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

2107B FAMILY

2107B-4 2107B 2107B-5 Symbol Parameter Unit Min. Max. Min. Max. Min. Max. Read Modify Write (RMW) 520 590 750 tRWC ns Cycle Time **CE Width During RMW** 350 4000 420 4000 510 3000 ns tCRW WE to CE on twc 0 0 0 ns WE to CE off 150 150 200 tw ns WE Pulse Width 50 50 100 twp ns t_{DW} DIN to WE Set Up 0 ٥ 0 ns DIN Hold Time tрн 0 0 0 ns CE to Output Delay 180 250 280 tco ns Access Time 200 270 300 ns tACC $(t_{ACC} = t_{AC} + t_{CO} + 1t_{T})$





NOTES:

1. Minimum cycle timing is based on t_T of 20ns.

2. VIL MAX is the reference level for measuring timing of the addresses, CS, WE, and DIN.

3. VIH MIN is the reference level for measuring timing of the addresses, CS, WE, and DIN.

4. VSS +2.0V is the reference level for measuring timing of CE.

5. VDD -2V is the reference level for measuring timing of CE.

6. V_{SS} +2.0V is the reference level for measuring the timing of $\overline{D_{OUT}}$. C_{LOAD} = 50pF. Load = One TTL Gate. 7. WE must be at V_{IH} until end of t_{CO}.

8. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

.





Typical Current Transients vs. Time



For additional typical characteristics and applications information please refer to Intel Application Note AP-10, "Memory System Design With the Intel 2107B 4K RAM" or Intel's Memory Design Handbook.