intel

2116 FAMILY

16,384 X 1 BIT DYNAMIC RAM

	2116-2	2116-3	2116-4
Max. Access Time (ns)	200	250	300
Read, Write Cycle (ns)	350	375	425
Read-Modify-Write Cycle (ns)	400	525	595

- Highest Density 16K RAM: Industry Standard 16 Pin Package
- Low Standby Power
- All Inputs Including Clocks TTL Compatible
- ±10% Tolerance on all Power Supplies +12V, +5V, -5V
- On-Chip Latches for Address and Data In
- Only 64 Refresh Cycles Required Every 2 ms
- Output is Three-State, TTL Compatible; Data is Latched and Valid into Next Cycle

The Intel[®] 2116 is a 16,384 word by 1 bit MOS RAM fabricated with two layer polysilicon N-MOS technology – a productionproven process for high performance, high reliability, and high functional density. The 2116 uses a single transistor dynamic storage cell and dynamic circuitry to achieve high speed and low power dissipation.

The unique design of the 2116 allows it to be packaged in the industry standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment. The 2116 is designed to facilitate upgrading of 2104A-type 4K RAM systems to 16K capabilities.

The use of the 16 pin package is made possible by multiplexing the 14 address bits (required to address 1 of 16,384 bits) into the 2116 on 7 address input pins. The two 7 bit address words are latched into the 2116 by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

The single transistor dynamic storage cell provides high speed along with low power dissipation. The memory cell requires refreshing for data retention. Refreshing can be accomplished every 2 ms by any one of the three following methods: (1) \overline{CAS} before \overline{RAS} cycles on 64 addresses, A_0-A_5 , (2) \overline{RAS} -only cycles on 128 address, A_0-A_6 , or (3) normal read or write cycles on 128 addresses, A_0-A_6 . A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed. The output is brought to a high impedance state by a \overline{CAS} -only cycle or by a \overline{CAS} -before \overline{RAS} refresh cycle.



Absolute Maximum Ratings*

Ambient Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Voltage on any Pin Relative to V _{BB}	
$(V_{SS} - V_{BB} \ge 4V)$	0.3V to +20V
Power Dissipation	1.25W

COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics [1],[2]

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12V \pm 10\%$, $V_{CC} = +5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

Symbol	_	Limits							
	Parameter	Min.	Typ. ⁽³⁾	Max.	Unit	Conditions			
1 _{LI}	Input Load Current (any input)			10	μA	VIN = VIL MIN to VIH MA	X		
llol	Output Leakage Current for high impedance state		0.1	10	μΑ	Chip deselected: \overrightarrow{RAS} and $V_{OUT} = 0$ to 5.5V	d CAS at V _{IH}		
I _{DD1}	V _{DD} Supply Current		1.2	2	mA	CAS and RAS at VIH or O			
I _{BB1}	V _{BB} Supply Current		1	50	μA	cycle. Chip deselected pri measurement. See Note			
			53	69	mA	2116-2 t _{CYC} = 350 ns	T _A = 25°C		
1 _{DD2} ^[4]	Operating V _{DD} Current		51	68	mA	2116-3 t _{CYC} = 375 ns	Device selected.		
			49	65	mA	2116-4 t _{CYC} = 425 ns	See Note 6.		
I _{BB2}	Operating V _{BB} Current		120	400	μA	Device selected			
lcc1 ^[7]	V _{CC} Supply Current when deselected			10	μΑ				
VIL	Input Low Voltage (any input)	-1.0		0.8	V				
VIH	Input High Voltage (any input)	2.4		V _{cc} +1	V				
VOL	Output Low Voltage	0.0		0.4	V	I _{OL} = 4.1 mA (Read Cycl	e Only)		
VOH	Output High Voltage	2.4		Vcc	V	I _{OH} = -5 mA (Read Cycl	e Only)		

Capacitance ^[8] $T_A = 25^{\circ}C$, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

Symbol	Parameter	Тур.	Max.	Unit	Conditions
C ₁₁	Address, Data In & WE Capacitance	4	7	pF	VIN = VSS
C ₁₂	RAS Capacitance	3	5	pF	VIN = VSS
C _{I3}	CAS Capacitance	6	10	pF	VIN = VSS
Co	Data Output Capacitance	3	7	pF	V _{OUT} = OV

Notes:

1. All voltages referenced to VSS. No power supply sequencing is required but VDD, VCC, and VSS should never be 0.3V or more negative than VBB.

2. To avoid self-clocking, RAS should not be allowed to float.

3. Typical values are for $T_A = 25^{\circ}C$ and nominal power supply voltages.

4. For RAS-only refresh IDD = 0.78 IDD2. For CAS-before-RAS (64 cycle refresh) IDD = 0.96 IDD2.

5. The chip is deselected (i.e., output is brought to high impedance state) by CAS-only cycle or by CAS-before-RAS cycle. The current flowing in a selected (i.e., output on) chip with RAS and CAS at V_{IH} is approximately twice I_{DD1}.

6. See Page 2-98 for typical IDD characteristics under other conditions.

7. When chip is selected VCC supply current is dependent on output loading; VCC is connected to output buffer only.

8. Capacitance measured with Boonton Meter.

Typical Characteristics

IBB2 AND IDD2 VS. TEMPERATURE



Figure 1.





TCYCLE (ns)



Standby Power Calculations:

$$P_{REF} = P_{OP} \left(N \frac{t_{CYC}}{t_{REF}}\right) + P_{SB} \left(1 - N \frac{t_{CYC}}{t_{REF}}\right)$$
 where

 P_{OP} = Power dissipation (continuous operation) \cong $V_{DD} \times I_{DD2}$.

N = Number of refresh cycles (64 or 128)

 t_{CYC} = Cycle time for a refresh cycle.

- tREF = Time between refreshes
- P_{SB} = Standby power dissipation = $V_{DD} \times I_{DD1} + |V_{BB}| \times I_{BB}$

Note that IDD2 depends upon refresh as follows:

- 1. For 128 cycle (RAS before CAS) use IDD2 from Figures 1 and 2.
- 2. For 64 cycle (CAS before RAS) multiply I_{DD2} determined in (1) by 0.96.
- 3. For 128 cycle (RAS only) multiply I_{DD2} determined in (1) by 0.78.

Examples of typical calculations for $V_{BB} = -5.0V$, $V_{DD} = 12.0V$,

- $T_A = 25^{\circ}C$, $t_{CYC} = 0.425 \ \mu s$, $t_{RAS} = 0.3 \ \mu s$. $t_{REF} = 2000 \ \mu s$:
- 1. 128 cycle (RAS before CAS): POP = 12.0V x 43 mA = 516 mW

$$P_{\mathsf{REF}} = 516 (128 \ \frac{0.425}{2000}) + (12x1.2+5x0.001) (1-128 \ \frac{0.425}{2000})$$
$$P_{\mathsf{REF}} = 28.0 \text{ mW}$$

 64 cycle (CAS before RAS); P_{OP} = 12.0V x 43 (0.96) mA = 495 mW.

$$P_{\mathsf{REF}} = 495 \ (64 \ \frac{0.425}{2000}) + (12 \times 1.2 + 5 \times 0.001) \ (1 - 64 \ \frac{0.425}{2000}) =$$

128 cycle (RAS only): P_{OP} = 12.0V x 43 (0.78) mA = 402 mW
P_{REF} = 25.0 mW



Figure 3. Supply Current Waveforms.

A.C. Characteristics^[1]

 $T_A=0^{\circ}C$ to 70°C, $V_{DD}=12V \pm 10\%$, $V_{CC}=5V \pm 10\%$, $V_{BB}=-5V \pm 10\%$, $V_{SS}=0V$, unless otherwise noted. READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

		2116-2		21	16-3	2116-4		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tREF	Time Between Refresh		2		2		2	ms
t _{RP}	RAS Precharge Time	75		75		95		ns
t _{CP}	CAS Precharge Time	100		125	· · · ·	125		ns
^t RCL ^[2]	RAS to CAS Leading Edge Lead Time	45	75	50	110	60	110	ns
t _{CRP} ^[3]	CAS to RAS Precharge Time	0		0		0		ns
t _{RSH}	RAS Hold Time	160		200		220		ns
t _{CSH}	CAS Hold Time	200		250		300		ns
tASR	Row Address Set-Up Time	0		0		0		ns
tASC	Column Address Set-Up Time	-10		-10	· · · · · · · · ·	-10		ns
t _{AH}	Address Hold Time	45		50		60		ns
tT	Transition Time (Rise and Fall)		50		50		50	ns
toff	Output Buffer Turn Off Delay	0	60	0	60	0	80	ns
tCAC ^[4]	Access Time From CAS		125		150		190	ns
tRAC ^[4]	Access Time From RAS		200		250		300	ns

READ AND REFRESH CYCLES

Symbol		2116-2		2116-3		2116-4		
	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{CYC} ^[5]	Random Read Cycle Time	350		375		425		ns
tRAS	RAS Pulse Width	275	32000	300	32000	330	32000	ns
t _{CAS}	CAS Pulse Width	125	10000	150	10000	190	10000	ns
t _{CH}	CAS Hold Time for RAS Only Refresh	30		30		30		ns
t _{CPR}	CAS Precharge for 64 Cycle Refresh	30		30		30		ns
t _{RCH}	Read Command Hold Time	20		20		20		ns
t _{RCS}	Read Command Set-Up Time	0		0		0		ns
t _{DOH}	Data-Out Hold Time	32		32		32		μs

WRITE CYCLE

Symbol		2116-2		2116-3		2116-4		
	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{CYC} ^[5]	Random Write Cycle Time	350		375		425		ns
tRAS	RAS Pulse Width	275	32000	300	32000	330	32000	ns
tCAS	CAS Pulse Width	125	10000	150	10000	190	10000	ns
^t wch	Write Command Hold Time	75		100		100		ns
twp	Write Command Pulse Width	50		100		100		ns
t _{RWL}	Write Command to RAS Lead Time	125		200		200		ns
tCWL	Write Command to CAS Lead Time	100		150		160		ns
t _{DS} [6]	Data-In Set-Up Time	0		0		0		ns
t _{DH} [6]	Data-In Hold Time	100		100		125		ns

Notes: 1. All voltages referenced to VSS.

3. The t_{CRP} specification is less restrictive than the t_{CRL} range which was specified in the 2116 preliminary data sheet.

4. Load = 1 TTL and 50 pF.

The minimum cycle timing does not allow for t_T or skews.
Referenced to CAS or WE, whichever occurs last.

^{2.} CAS must remain at VIH a minimum of tRCL MIN after RAS switches to VIL. To achieve the minimum guaranteed access time (tRAC), CAS must switch to VIL at or before tRCL (MAX) = tRAC -tCAC. Device operation is not guaranteed for tRCL>2 µs.







WRITE CYCLE

Notes:

1,2. VIH MIN and VIL MAX are reference levels for measuring timing of input signals. 3,4. VOH MIN and VOL MAX are reference levels for measuring timing of DOUT. 5. DOUT follows DIN when writing, with WE before CAS. 6. Referenced to CAS or WE, whichever occurs last.

7. tOFF is measured to IOUT ≤ ILO.

A.C. Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

READ-MODIFY-WRITE CYCLE

		2116-2		2116-3		2116-4		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RMW}	Read-Modify-Write Cycle Time	400		525		595		ns
^t CRW	RMW Cycle CAS Width	225	10000	310	10000	350	10000	ns
t _{RRW}	RMW Cycle RAS Width	325	32000	450	32000	500	32000	ns
t _{RWH}	RMW Cycle RAS Hold Time	250		350		390		ns
tCWH	RMW Cycle CAS Hold Time	300		410		460		ns
t _{RWL}	Write Command to RAS Lead Time	125		200		200	-	ns
tCWL	Write Command to CAS Lead Time	100		160		160		ns
t _{WP}	Write Command Pulse Width	50		100		100		ns
t _{RCS}	Read Command Set-Up Time	0		0		0		ns
tMOD	Modify Time	0	10	0	10	0	10	μs
t _{DS}	Data-In Set-Up Time	0		0		0		ns
t _{DHM}	Data-In Hold Time (RMW Cycle)	50		100		125		ns

Waveforms



READ MODIFY WRITE CYCLE

Notes: 1,2. VIHMIN and VILMAX are reference levels for measuring timing of input signals.

3,4. VOHMIN and VOLMAX are reference levels for measuring timing of DOUT.

5. topp is measured to $I_{OUT} \leq |I_{LO}|$.

Refresh Cycle Waveforms











Applications Information

REFRESH MODES

The 2116 may be refreshed in any of three modes. Read/Refresh cycles and RAS-only cycles refresh the row addressed by A_0 through A_6 and therefore require 128 cycles to refresh the stored data. Assuming a 500 nsec system cycle time, the refresh operations require 64 μ sec out of each 2.0 msec refresh period or 3.2% of the available memory time. The third 2116 refresh mode, CAS-before-RAS, allows refresh of the stored data in only 64 cycles and requires only 32 μ sec or 1.6% of the available memory time (equal to the 64-cycle refresh 4K RAMs). While some 2116 aplications would not be impacted by the 3.2% memory lockout time using 128 cycle refresh, most large mainframe memory applications would suffer throughput degradation in that refresh mode. Intel designed the 2116 to allow either 128-cycle or 64-cycle refresh, allowing the system designer to choose the refresh mode which fits his system needs. In addition to allowing higher memory throughput, the CASbefore-RAS 64-cycle refresh mode dissipates approximately 14% less power than the 128-cycle RAS-only mode and 23% less power than the 128-cycle RAS-only mode (refer to the Standby Power Calculation section).

POWER SUPPLY DECOUPLING/ DISTRIBUTION

Power supply current waveforms for the 2116 are shown in Figure 3. The Von supply provides virtually all of the operating current for the 2116. The VDD supply current, Ind, has two components: transient current peaks when the clocks change state and a DC component while the clocks are active (low). When selecting the decoupling capacitors for the V_{DD} supply, the characteristics of capacitors as well as the current waveform must be considered. Suppression of transient or pulse currents require capacitors with small physical size and low inherent inductance. Monolithic and other ceramic capacitors exhibit these desirable characteristics. When the current waveform indicates a DC component, bulk capacity must be located near the current load to supply the load power. Inductive effects of PC board traces and bus bars preclude supplying the DC component from bulk capacitors at the periphery of a memory matrix without voltage droop during the active portion of a memory cycle. This means that some bulk capacity in the form of electrolytic or large ceramic capacitors should be distributed around or within the memory matrix.

The V_{BB} supply current, I_{BB}, has high transient current peaks, with essentially no DC component (less than 400 microamperes). The V_{BB} capacitors should be selected for transient suppression characteristics. The following capacitance values and locations are recommended for the 2116:

- 1. A 0.33 μF ceramic capacitor between V_DD and V_SS (ground) at every other device.
- 2. A 0.1 μ F ceramic capacitor between V_{BB} and V_{SS} at every other device (preferably alternate devices to the V_{DD} decoupling above).
- A 4.7 μF electrolytic capacitor between V_{DD} and V_{SS} for each eight devices and located adjacent to the devices.

The V_{CC} supply is connected only to the 2116 output buffer and is not used internally. The load current from the V_{CC} supply is dependent only upon the output loading and is usually only the input high level current to a TTL gate and the output leakage currents of any OR-tied 2116s (typically 100 μ A or less total). Intel recommends that a 0.1 or 0.01 μ F ceramic capacitor be connected between V_{CC} and V_{SS} for every eight devices to preclude coupled noise from affecting the TTL devices in the system.

Intel recommends a power supply distribution system such that each power supply is grided both horizontally and vertically at each memory device. This technique minimizes the power distribution system impedance and enhances the effect of the decoupling capacitors.

OUTPUT DATA LATCH

The 2116 contains an output data latch eliminating the need for an external system data latch and the timing circuitry required to strobe an external latch. The 2116 output latch operates identically to the output latch found on all industry standard 16-pin, 4K RAMs and enhances the system compatibility of the 16K and 4K devices.

Operation of the output latch is controlled by CAS. The data output will go to the high-impedance state immediately following the CAS leading edge during each data cycle and will either go to valid data at access time on selected devices (devices receiving both RAS and CAS) or will remain in the high impedance state on unselected devices (devices receiving only CAS). During RAS-only refresh cycles, the data output remains in the state it was prior to the RAS-only cycle. This unique feature of latched output RAMs allows a refresh cycle to be hidden among data cycles without impacting data availability. For instance, a RAS-only refresh cycle could follow each data cycle in a microprocessor system but the accessed data would remain at the device output and the microprocessor could take the data at any time within the cycle. Non-latched output devices do not provide this type of hidden refresh capability since their data output would go to the high impedance state at the end of the data cycle.

PAGE MODE OPERATION

The 2116 is designed for page mode operation and is presently being characterized for that mode. Specifications will be available at a later date.