

METAL GATE MOS 2400 SERIES

DESCRIPTION

The Signetics 2400 Series devices are high speed, fully decoded, MOS static 1024 and 2048-bit read-only memories offering 128X8, 256X8, 256X4, and 512X4 organizations.

Two output structure options, plus both single line and 3-bit binary coded chip select options, provide for wide versatility and economy of application. The devices interface directly with standard TTL/DTL or MOS logic circuits. Process technology is P-Channel enhancement mode.

FEATURES

- 128X8, 256X8, 256X4, 512X4 ORGANIZATIONS
- STATIC OPERATION - NO CLOCKS
- FULLY DECODED ADDRESS
- 500ns TYPICAL ACCESS TIME
- TTL/DTL COMPATIBILITY
- OUTPUT OPTIONS:
 - BARE DRAIN
 - 20K OHM PULL-DOWN RESISTOR
- TWO CHIP SELECT OPTIONS:
 - SINGLE LINE
 - 3-BIT BINARY CODED
- EBCDIC-ASCII CONVERSION
TABLE IS CATALOG STANDARD,
OTHER STANDARDS AVAILABLE
- +12, -12V POWER SUPPLIES
- STANDARD PINNING IN 16 AND 24 PIN CERAMIC
DUAL IN-LINE PACKAGES

APPLICATIONS:

CODE CONVERSION
LOOK-UP TABLES
MICRO-PROGRAMMING
RANDOM LOGIC SYNTHESIS
CHARACTER GENERATION

SPECIAL FEATURES

Output Options: Two output structure options allow ease of interfacing with TTL/DTL or other MOS circuits.

Chip Select Options: Both the 2420 and 2430 group may be specified with either single line chip select or a 3 line, 3-bit binary coded chip select. The coded chip select allows one-of-eight chip selection without external logic components for larger memory matrices. The 2410 group is pin limited to single line chip select.


Package Options: The 256X4 organization is available in either a 16-pin or 24-pin dual in-line package.

For a detailed listing of part numbers and options see the PART IDENTIFICATION TABLE.


CUSTOM ENCODING

You may describe the particular option you desire in a booklet which will be provided by Signetics. Ask your local Signetics representative for a copy of "SIGNETICS 2400 SERIES STATIC READ-ONLY MEMORIES - MOS-ROM PROGRAMMING". The booklet contains a blank truth table and instructions for preparing punched data cards.

PIN CONFIGURATIONS (Top View)




- | | |
|--------------|-----------------|
| 1. Address 3 | 16. VDD |
| 2. Address 2 | 15. Address 4 |
| 3. Address 1 | 14. Address 5 |
| 4. Output 1 | 13. Address 6 |
| 5. Output 2 | 12. Address 7 |
| 6. Output 3 | 11. VGG |
| 7. Output 4 | 10. Chip Enable |
| 8. VSS | 9. Address 8 |



- | | |
|--------------|--------------------|
| 1. Address 3 | 24. VDD |
| 2. Address 2 | 23. Chip Enable 3* |
| 3. Address 1 | 22. Chip Enable 2* |
| 4. Output 1 | 21. Address 4 |
| 5. Output 2 | 20. Address 5 |
| 6. Output 3 | 19. Address 6 |
| 7. Output 4 | 18. Address 7 |
| 8. Output 5 | 17. VGG |
| 9. Output 6 | 16. Mode Control |
| 10. Output 7 | 15. Chip Enable |
| 11. Output 8 | 14. Address 8 |
| 12. VSS | 13. No Connection |


* No connection for single chip enable options.



- | | |
|--------------|--------------------|
| 1. Address 3 | 24. VDD |
| 2. Address 2 | 23. Chip Enable 3* |
| 3. Address 1 | 22. Chip Enable 2* |
| 4. Output 1 | 21. Address 4 |
| 5. Output 2 | 20. Address 5 |
| 6. Output 3 | 19. Address 6 |
| 7. Output 4 | 18. Address 7 |
| 8. Output 5 | 17. Address 8 |
| 9. Output 6 | 16. VGG |
| 10. Output 7 | 15. Mode Control |
| 11. Output 8 | 14. Chip Enable |
| 12. VSS | 13. Address 9 |

* No connection for single chip enable options.


BLOCK DIAGRAMS



2410

OPERATING MODE


1. Logic "1" level enables outputs.



2420

OPERATING MODES

1. 128 x 8 ROM Connections
Mode Control - Logic "0"
A8 - Logic "1"
2. 256 x 4 ROM Connection
Mode Control - Logic "1"
A8 - Logic "0" Enables the odd (B1, B3, B5, B7) outputs.
- Logic "1" Enables the even (B2, B4, B6, B8) outputs
3. CE₀, CE₁, and CE₂ are AND'ed per customer instructions.



2430

OPERATING MODES

1. 256 x 8 ROM Connection
Mode Control - Logic "0"
A9 - Logic "1"
2. 512 x 4 ROM Connection
Mode Control - Logic "1"
A9 - Logic "0" Enables the odd (B1, B3...B7) Outputs
- Logic "1" Enables the even (B2, B4...B8) Outputs
3. CE₀, CE₁, and CE₂ are AND'ed per customer instructions.

ABSOLUTE MAXIMUM RATINGS

Operating Ambient Temperature	-25°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation (2)	"Y" Package @70°C 1.14W "I" Package @70°C 0.80W
V_{GG} (3)	-30 to +0.3
V_{DD} (3)	-30 to +0.3
Input Voltage (3, 4)	-30 to +0.3

DC CHARACTERISTICS

$T_A = -25^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{SS} = +12\text{V}$ (17); $V_{DD} = 0\text{V}$; $V_{GG} = -12\text{V} \pm 10\%$ unless otherwise noted (Notes: 10, 11, 12, 13, 14, 16).

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V_{IL}	Input Logic "0"	10			V	$T_A = 25^\circ\text{C}$ Note 5, $T_A = 25^\circ\text{C}$ $V_{IN} = 0\text{V}$ Note 6
V_{IH}	Input Logic "1"			4	V	
I_{SS}	V_{SS} Power Supply Current		14	20	mA	
I_{GG}	V_{GG} Power Supply Current			1	μA	
I_{IH}	Input Leakage			1	μA	
R_{PD}	Pull-down Resistor 2410, 20, 25, 30, 35		12	20	k ohm	

AC CHARACTERISTICS


$T_A = 25^\circ\text{C}$; $V_{SS} = +12\text{V}$ (17); $V_{DD} = 0\text{V}$; $V_{GG} = -12\text{V} \pm 10\%$ unless otherwise noted. (Notes: 11, 12, 13, 14, 16).

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
V_{OL}	Output Logic "0" MOS to MOS	11			V	1 Megohm to Ground, Note 8
V_{OH}	Output Logic "1"			+3	V	1 Megohm to Ground, Note 8
V_{OL}	Output Logic "0" MOS to TTL	+2.5			V	Note 7, 9
V_{OH}	Output Logic "1"			+0.4	V	Note 7, 9
t_{A1}	Address Time (bare drain)		500	750	ns	Note 15
t_{A0}	Address Time (bare drain)		400	500	ns	


NOTES:

- Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only. Operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied.
- For operation at elevated temperatures, the device must be derated based on a maximum junction temperature of 150°C and a thermal resistance of 70°C/W junction to ambient for the "Y" package. The "I" package is derated based on 100°C/W junction to ambient.
- These voltages are referenced to network ground terminal (V_{SS}).
- All inputs are protected against damage by static charge.
- The V_{GG} supply may be clocked to reduce device power without affecting access time.
- Output to V_{DD} .
- $6.8\text{k}\Omega$ to V_{GG} plus 1 standard TTL gate input.
- This test is for devices using a $20\text{k}\Omega$ MOS pull-down resistor (2410, 20, 25, 30, 35,).
- This test is for devices supplied with a bare drain output (2411, 21, 26, 31, 36).
- Parameter valid over operating temperature range unless otherwise specified.
- All voltage measurements referenced to ground.
- Manufacturer reserves the right to make design changes and process improvements.
- Typical values are at 25°C and nominal supply voltages.
- Negative logic definition is employed for this device, i.e., more negative level is logic "1", most positive level is logic "0".
- For bare drain devices, T_{A1} is primarily a function of the time constant of the load capacitance and external load resistor ($t_{A1} \approx 4R_L C_L + 50\text{ns}$).
- CAUTION: These devices will be permanently damaged if reversed in board or socket.
- V_{CC} tolerance is $\pm 10\%$. Any variation in actual V_{CC} will be tracked directly by V_{IL} , V_{IH} , and V_{OH} which are stated for a V_{CC} of exactly 12 volts.


AC TEST SETUP



TIMING DIAGRAM



APPLICATIONS




PART IDENTIFICATION TABLE


PART	ORGANIZATION	PACKAGE	OUTPUTS	CHIP SELECT CONTROLS
N2410I	256 x 4	16-pin Cer. DIP	20k ohm Pull-down	1
N2411I	256 x 4	16-pin Cer. DIP	Bare Drain	1
N2420Y	128 x 8 or 256 x 4	24-pin Cer. DIP	20k ohm Pull-down	1
N2421Y	128 x 8 or 256 x 4	24-pin Cer. DIP	Bare Drain	1
N2425Y	128 x 8 or 256 x 4	24-pin Cer. DIP	20k ohm Pull-down	3
N2426Y	128 x 8 or 256 x 4	24-pin Cer. DIP	Bare Drain	3
N2430Y/CM000	256 x 8 (EBCDIC-ASCII)	24-pin Cer. DIP	20k ohm Pull-down	1
N2430Y	256 x 8 or 512 x 4	24-pin Cer. DIP	20k ohm Pull-down	1
N2431Y	256 x 8 or 512 x 4	24-pin Cer. DIP	Bare Drain	1
N2435Y	256 x 8 or 512 x 4	24-pin Cer. DIP	20k ohm Pull-down	3
N2436Y	256 x 8 or 512 x 4	24-pin Cer. DIP	Bare Drain	3

CHARACTERISTIC CURVES


**I_{DD} VERSUS TEMPERATURE AND
POWER SUPPLY VOLTAGE**



**ACCESS TIME VERSUS
SUPPLY VOLTAGE**



I_{DD} VERSUS SUPPLY VOLTAGE



NOTE: For typical
curves, $V_{SS} = 0V$.

METAL GATE MOS ■ 2400 SERIES


NOTE: Blanks are logic 1's.

CM0000 TRUTH TABLE

EBCDIC WORD #	ASCII Code Bit Number	EBCDIC WORD #	ASCII Code Bit Number	EBCDIC WORD #	ASCII Code Bit Number	EBCDIC WORD #	ASCII Code Bit Number
	1 2 3 4 5 6 7		1 2 3 4 5 6 7		1 2 3 4 5 6 7		1 2 3 4 5 6 7
0	0 0 0 0 0 0 0	65		130	0 1 0 0 0 1 1	195	1 1 0 0 0 0 1
1	1 0 0 0 0 0 0	66		131	1 1 0 0 0 1 1	196	0 0 1 0 0 0 1
2	0 1 0 0 0 0 0	67		132	0 0 1 0 0 1 1	197	1 0 1 0 0 0 1
3	1 1 0 0 0 0 0	68		133	1 0 1 0 0 1 1	198	0 1 1 0 0 0 1
4		69		134	0 1 1 0 0 1 1	199	1 1 1 0 0 0 1
5	0 1 1 0 0 0 0	70		135	1 1 1 0 0 1 1	200	0 0 0 1 0 0 1
6		71		136	0 0 0 1 0 1 1	201	1 0 0 1 0 0 1
7	1 1 1 1 1 1 1	72		137	1 0 0 1 0 1 1	202	
8		73		138		203	
9		74		139		204	
10		75	0 1 1 1 0 1 0	140		205	
11	1 1 0 1 0 0 0	76	0 0 1 1 1 1 0	141		106	
12	0 0 1 1 0 0 0	77	0 0 0 1 0 1 0	142		207	
13	1 0 1 1 0 0 0	78	1 1 0 1 0 1 0	143		208	
14	0 1 1 1 0 0 0	79	0 0 1 1 1 1 1	144		209	0 1 0 1 0 0 1
15	1 1 1 1 0 0 0	80	0 1 1 0 0 1 0	145	0 1 0 1 0 1 1	210	1 1 0 1 0 0 1
16	0 0 0 0 1 0 0	81		146	1 1 0 1 0 1 1	211	1 1 1 1 1 1 1
17	1 0 0 0 1 0 0	82		147	0 0 1 1 0 1 1	212	1 0 1 1 0 0 1
18	0 1 0 0 1 0 0	83		148	1 0 1 1 0 1 1	213	0 1 1 1 0 0 1
19	1 1 0 0 1 0 0	84		149	0 1 1 1 0 1 1	214	1 1 1 1 0 0 1
20		85		150	1 1 1 1 0 1 1	215	0 0 0 0 1 0 1
21		86		151	0 0 0 0 1 1 1	216	1 0 0 0 1 0 1
22	0 0 0 1 0 0 0	87		152	1 0 0 0 1 1 1	217	0 1 0 0 1 0 1
23		88		153	0 1 0 0 1 1 1	218	
24	0 0 0 1 1 0 0	89		154		219	
25	1 0 0 1 1 0 0	90	1 0 0 0 0 1 0	155		220	
26		91	0 0 1 0 0 1 0	156		221	
27		92	0 1 0 1 0 1 0	157		222	
28	0 0 1 1 1 0 0	93	1 0 0 1 0 1 0	158		223	
29	1 0 1 1 1 0 0	94	1 1 0 1 1 1 0	159		224	
30	0 1 1 1 1 0 0	95		160		225	
31	1 1 1 1 1 0 0	96	1 0 1 1 0 1 0	161		226	1 1 0 0 1 0 1
32		97	1 1 1 1 0 1 0	162	1 1 0 0 1 1 1	227	0 0 1 0 1 0 1
33		98		163	0 0 1 0 1 1 1	228	1 0 1 0 1 0 1
34		99		164	1 0 1 0 1 1 1	229	0 1 1 0 1 0 1
35		100		165	0 1 1 0 1 1 1	230	1 1 1 0 1 0 1
36		101		166	1 1 1 0 1 1 1	231	0 0 0 1 1 0 1
37	0 1 0 1 0 0 0	102		167	0 0 0 1 1 1 1	232	1 0 0 1 1 0 1
38	1 1 1 0 1 0 0	103		168	1 0 0 1 1 1 1	233	0 1 0 1 1 0 1
39	1 1 0 1 1 0 0	104		169	0 1 0 1 1 1 1	234	
40		105		170		235	
41		106		171		236	
42		107	0 0 1 1 0 1 0	172		237	
43		108	1 0 1 0 0 1 0	173		238	
44		109	1 1 1 1 1 0 1	174		239	
45	1 0 1 0 0 0 0	110	0 1 1 1 1 1 0	175		240	0 0 0 0 1 1 0
46	0 1 1 0 0 0 0	111	1 1 1 1 1 1 0	176		241	1 0 0 0 1 1 0
47	1 1 1 0 0 0 0	112		177		242	0 1 0 0 1 1 0
48		113		178		243	1 1 0 0 1 1 0
49		114		179		244	0 0 1 0 1 1 0
50	0 1 1 0 1 0 0	115		180		245	1 0 1 0 1 1 0
51		116		181		246	0 1 1 0 1 1 0
52		117		182		247	1 1 1 0 1 1 0
53		118		183		248	0 0 0 1 1 1 0
54		119		184		249	1 0 0 1 1 1 0
55	0 0 1 0 0 0 0	120		185		250	
56		121		186		251	
57		122	0 1 0 1 1 1 0	187		252	
58		123	1 1 0 0 0 1 0	188		253	
59		124	0 0 0 0 0 0 1	189		254	
60	0 0 1 0 1 0 0	125	1 1 1 0 0 1 0	190		255	
61	1 0 1 0 1 0 0	126	1 0 1 1 1 1 0	191			
62		127	0 1 0 0 0 1 0	192			
63	0 1 0 1 1 0 0	128		193	1 0 0 0 0 0 1		
64	0 0 0 0 0 1 0	129	1 0 0 0 0 1 1	194	0 1 0 0 0 0 1		

SCHEMATIC DIAGRAM

OUTPUT STRUCTURE



EXERPT FROM SOFTWARE PACKAGE (CARD FORMAT)

[illegible]