

## DESCRIPTION

The 2501 employs enhancement mode p-channel MOS devices integrated on a single monolithic chip.

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics' unique silicon gate MOS process technology. Unlike the standard metal gate MOS process, the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics' proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

The use of Signetics' unique silicon gate low threshold process allows the design and production of higher performance MOS circuits and provides higher functional density on a chip than other MOS technologies.

All inputs of the 2501 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 1.6mA which is sufficient to drive one standard TTL load.

The maximum power dissipation of 1.6mW/bit is required only during read or write. For standby operation, 150μW/bit is obtained by removing  $V_D$  and reducing  $V_{DD}$  to -4.0V. Removal of  $V_D$  alone will cut power dissipation by a factor of 1.5.

The outputs of the 2501 are effectively open circuited when the device is not selected (logic high on chip select). This feature allows OR-tying for memory expansion.


## FEATURES

- Fully decoded addresses
- Access time: 1.0μs guaranteed
- Power dissipation: 1.6mW/bit max
- Standby power dissipation: 150μW/bit
- DTL and TTL compatible
- Chip select and output wired-OR capability
- Standard 16-pin DIP
- P-MOS silicon gate technology
- Completely static
- Requires no clocking


## APPLICATIONS

- Small buffer stores
- Small core memory replacement
- Bipolar compatible data storage

## PIN CONFIGURATION



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING	UNIT
$T_A$ Temperature range		°C
Operating	0 to +70	
$T_{STG}$ Storage	-65 to +150	
$P_D$ Power dissipation		mW
I package	800	
N package	640	
All input or output voltages with respect to the most positive supply voltage, $V_{CC}$	+0.3 to -20	V
Supply voltages $V_{DD}$ and $V_D$ with respect to $V_{CC}$	-18	V

**DC ELECTRICAL CHARACTERISTICS**  $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ ,  $V_{CC} = +5\text{V}$ ,  $V_{DD} = V_D = -9\text{V} \pm 5\%$   
 unless otherwise specified. 3,4,5,6,7,8,9

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
$V_{IL}$ Input voltage Low $V_{IH}$ Input voltage High		-5.0 $V_{CC}-2.0$		$V_{CC}-4.5$ $V_{CC}+0.3$	V
$V_{OL}$ Output voltage Low $V_{OH}$ Output voltage High	$I_{OL} = 3.0\text{mA}$ $I_{OH} = -100\mu\text{A}$	3.5	-0.7 4.5	0.45	V
$I_{LI}$ Input current Load (All input pins)	$V_{IN} = 0\text{V}$ , $T_A = +25^\circ\text{C}$		<1.0	500	nA
$I_{LO}$ Output current Leakage	$V_{OUT} = 0\text{V}$ , Chip select input = 3.3V, $T_A = 25^\circ\text{C}$		<1.0	1000	nA
$I_{OL1}$ Sink $I_{OL2}$ $I_{OL3}$	$V_{OUT} = 0.45\text{V}$ , $T_A = +25^\circ\text{C}$ $V_{OUT} = 0.45\text{V}$ , $T_A = +70^\circ\text{C}$ $V_{OUT} = -0.7\text{V}$	3.0 2.0	6 5 6	13	mA
$I_{OH1}$ Source $I_{OH2}$	$V_{OUT} = 0\text{V}$ $T_A = +25^\circ\text{C}$ $T_A = +70^\circ\text{C}$	-3.0 -2.0	4 3		mA
$I_{DD}$ Supply current $V_{DD}$ $I_D$ Supply current $V_D$	$T_A = +25^\circ\text{C}$ , $V_{DD} = V_D = -9\text{V}$ $I_{OL} = 0\text{mA}$		13.0 8.5	18 12	mA
$C_{IN}$ Capacitance Input (All pins) $C_{OUT}$ Capacitance Output	$f = 1\text{MHz}$ $V_{IN} = 5\text{V}$ $V_{OUT} = 5\text{V}$		7 7	10 10	pF

**AC ELECTRICAL CHARACTERISTICS**  $T_A = 0^\circ\text{C to } +70^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ ,  $V_{DD} = V_D = -9\text{V} \pm 5\%$ ,  
 Input pulse amplitudes = 0 to 5V, Input pulse rise and fall times = <10ns,  
 Speed measurements referenced to 1.5V levels, Output load = 1 TTL gate,  
 Measurements made at output of TTL gate ( $t_{pd} \leq 10\text{ns}$ ),  
 unless otherwise specified.

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
<b>READ CYCLE</b> $t_A$ Access time	Output	Address			1000	ns
<b>WRITE CYCLE</b> $t_w$ Write time $t_{WD}$ Delay time $t_{WP}$ Write pulse width $t_{DO}$ Data-write pulse overlap	Write	Address	300 300 400 100			ns ns ns ns


## NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- $V_{CC}$  tolerance is  $\pm 5\%$ . Any variation in actual  $V_{CC}$  will be tracked directly by  $V_{IL}$ ,  $V_{IH}$  and  $V_{OH}$  which are stated for a  $V_{CC}$  of exactly 5V.
- For operating at elevated temperatures the device must be derated based on a  $+150^\circ\text{C}$  maximum junction temperature and a thermal resistance of  $100^\circ\text{C/W}$  junction to

ambient for the I package or  $150^\circ\text{C/W}$  for the N package.

- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at  $+25^\circ\text{C}$  and typical supply voltages.
- Special device are available for operation at  $V_{DD} = -7\text{V}$ ,  $V_D = -10\text{V}$ . Contact your Signetics Representative for details.

## TEST LOAD CIRCUIT



## VOLTAGE WAVEFORMS

