

DESCRIPTION

These Signetics 2500 Series Hex 32 and 40-bit recirculating static shift registers consists of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip. Internal recirculation logic plus TTL/DTL level clock signals are provided for maximum interfacing capability.


FEATURES

- TYPICAL CLOCK AND DATA RATE = 3MHz
- TTL/DTL COMPATIBLE CLOCK (SINGLE) PROVIDES EXTREMELY LOW CLOCK CAPACITANCE
- RECIRCULATION PATH ON CHIP
- TWO BIT LENGTHS AVAILABLE
- SINGLE-ENDED (BARE DRAIN) BUFFERS
- TTL, DTL COMPATIBLE SIGNALS
- STANDARD PACKAGE – 16 PIN DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY


APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
LOW COST STATIC BUFFER MEMORIES
CRT REFRESH MEMORIES – LINE STORAGE
LINE PRINTERS
CARD EQUIPMENT BUFFERS

BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



TRUTH TABLE

RECIRCULATE	INPUT	FUNCTION
1	0	Recirculate
1	1	Recirculate
0	0	"0" is Written
0	1	"1" is Written

PART IDENTIFICATION TABLE

PART NUMBER	BIT LENGTH	PACKAGE
2518B	HEX 32	16-Pin Silicone DIP
2518I	HEX 32	16-Pin Ceramic DIP
2519B	HEX 40	16-Pin Silicone DIP
2519I	HEX 40	16-Pin Ceramic DIP

MAXIMUM GUARANTEED RATINGS (1)

Operating Temperature (2)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Package Power Dissipation at $T_A = 70^\circ\text{C}$	640 mW
Data and Clock Input Voltages and Supply Voltages with Respect to V_{CC}	+0.3V to -20V

NOTES:


1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
2. For operating at elevated temperatures the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 125°C C/W junction to ambient.
3. All inputs are protected against static charge.
4. Parameters are valid over operating temperature range unless specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserves the right to make design and process changes and improvements.
7. Typical values are at +25°C and nominal supply voltages.
8. V_{CC} tolerance is $\pm 5\%$. Any variation in actual V_{CC} will be tracked directly by V_{IL} , V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
9. V_{OL} is dependent on R_L and characteristics of driven gate.

DC CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = +5\text{V}$ (8); $V_{GG} = -12\text{V} \pm 5\%$ unless otherwise noted. (Notes: 3,4,5,6,7)


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I_{LI}	INPUT LOAD CURRENT		10	500	nA	$V_{in} = -5.5\text{V}$, $T_A = 25^\circ\text{C}$
I_{LO}	OUTPUT LEAKAGE CURRENT		10	1000	nA	$T_A = 25^\circ\text{C}$
I_{LC}	CLOCK LEAKAGE CURRENT		10	500	nA	$V_{ILC} = \text{GND}$, $T_A = 25^\circ\text{C}$
I_{GG}	POWER SUPPLY CURRENT		16	25	mA	CONTINUOUS OPERATION $T_A = 25^\circ\text{C}$ $F = 2\text{MHz}$
V_{IL}	INPUT "LOW" VOLTAGE			1.05	V	
V_{IH}	INPUT "HIGH" VOLTAGE	3.2		5.3	V	
V_{ILC}	CLOCK INPUT "LOW" VOLTAGE			1.05	V	
V_{IHC}	CLOCK INPUT "HIGH" VOLTAGE	3.2		5.3	V	

TIMING DIAGRAM




AC CHARACTERISTICS $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{CC} = +5\text{V}$; (8) $V_{GG} = -12\text{V} \pm 5\%$, $V_{ILC} = 0.4\text{V}$ to 4.0V

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
FREQUENCY	CLOCK REP RATE	DC	3	2	MHz	See Max Frequency Curve
$t_{\phi PW}$	CLOCK PULSE WIDTH	.300		100	μ sec	
$t_{\phi PW}$	CLOCK PULSE WIDTH	.200		DC	μ sec	
t_R, t_F	CLOCK PULSE TRANSITION			5	μ sec	
t_{DS}	DATA WRITE (SET-UP) TIME	100			nsec	
t_{DH}	DATA TO CLOCK HOLD TIME	50			nsec	
t_A	CLOCK TO DATA OUT DELAY		300	350	nsec	
t_{RS}	RECIRCULATE SET-UP TIME	150			ns	
t_{RH}	RECIRCULATE HOLD TIME	50			ns	
$t_{\phi PW}$	CLOCK PULSE WIDTH	.200		DC	μ sec	
C_{in}	INPUT CAPACITANCE		5	7	pF	@ 1MHz; $V_{in} = V_{CC}$; $V_{AC} = 25mV$ p-p
C_{ϕ}	CLOCK CAPACITANCE		6	7	pF	@ 1MHz; $V_{\phi} = V_{CC}$; $V_{AC} = 25mV$ p-p
V_{OL}	OUTPUT "LOW" VOLTAGE		0.4		V	Note 9
V_{OH}	OUTPUT "HIGH" VOLTAGE	3.6			V	$R_L = 7.5K\Omega$ to V_{GG}



TTL INTERFACE



MOS INTERFACE

[illegible]

*These registers include internal recirculate. Two 82688 multiplexers are used for system recirculate.


The diagram shows a 4-to-1 multiplexer implementation. A 4MHz CLOCK signal is connected to the clock inputs of two 2518B or 2519B multiplexers and one input of an 8825 decoder. The 8825 decoder's two active-low outputs are connected to the enable pins of the two multiplexers. The DATA IN signal is connected to the data inputs of both multiplexers. The outputs of the two multiplexers are connected to two 8880 buffers, which are then connected to a final 8880 buffer to produce the DATA OUT signal. A timing diagram for the CLOCK signal shows a square wave with a peak voltage of +5V and a pulse width of 0.4V.

NOTE:


NOTE:
The above schematic connects two 2518B or 2519B Hex Shift Registers into a multiplexing scheme in order to accomplish a 64 or 80 character/line display at 4MHz data rate..

CHARACTERISTIC CURVES


I_{GG} VERSUS TEMPERATURE




MAXIMUM SHIFT FREQUENCY
VERSUS V_{GG}



I_{SOURCE} VERSUS V_{OUT}



I_{GG} VERSUS V_{GG}



CIRCUIT SCHEMATIC

