

512 AND 1024 BIT RECIRCULATING DYNAMIC SHIFT REGISTERS

2524 2525

SILICON GATE MOS 2500 SERIES

DESCRIPTION

These Signetics 2500 Series 512 and 1024 bit recirculating dynamic shift registers consist of enhancement mode Pchannel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls are included on the chip.

FEATURES

- HIGH FREQUENCY OPERATION-5 MHz Typical Clock Rate
- SINGLE 512, SINGLE 1024
- TTL, DTL COMPATIBLE
- WRITE AND READ CONTROLS INCLUDED
- LOW POWER DISSIPATION-150µW/bit at 1 MHz
- LOW CLOCK CAPACITANCE-80pF for 512, 160pF for 1024 Bits
- +5, -5 POWER SUPPLIES
- STANDARD PACKAGE 8-LEAD DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECH-NOLOGY

APPLICATIONS

FAST ACCESS SWAPPING MEMORY SYSTEMS LOW COST SEQUENTIAL ACCESS MEMORIES LOW COST BUFFER MEMORIES CRT REFRESH MEMORIES DELAY LINE MEMORY REPLACEMENT DRUM MEMORY REPLACEMENT

PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (5MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to other technologies. The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.

BIPOLAR COMPATIBILITY

The signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



TRUTH TABLE

WRITE	READ	FUNCTION
0	0	Recirculate, Output is '0'
0	1	Recirculate, Output is Data
1	O	Write Mode, Output is '0'
1	1	Read Mode Output is Data

PART IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE	
2524V	512	8 pin DIP	
2525V	1024	8 pin DIP	

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2)	0° C to +70°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (2)	535mW@T _A >70°C
Data and Clock Input Voltages	
and Supply Voltages with	
respect to V_{CC}	+ 0.3V to -20V

NOTES:

 Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
- 3. All inputs are protected against static charge.
- See "Minimum Operating Frequency" graph for low limits on data rep. rate.
- 5. All voltage measurements are referenced to ground.
- Manufacturer reserving the right to make design and process changes and improvements.
- 7. Typical values are at +25°C and nominal supply voltages.
- Parameters are valid over operating temperature range unless otherwise specified.
- 9. V_{CC} tolerance is \pm 5%. Any variation is actual V_{CC} will be tracked directly by V_{1L}, V_{1H} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
- V_{OL} is a function of the input characteristics of the driven TTL/DTL gate I_{OI} and V_{CLAMP} and the value of the pulldown resistor (R_L).

DC CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C; V_C	$C = +5V(9); V_{DD} = 5V \pm 5\%$ unless otherwise noted.
--	---

SYMBOL	TEST	MIN	TYPICAL	MAX	UNIT	CONDITION
LI	Input Load Current		10	500	nA	V _{IN} =-5.5V; T _A = 25°C
LO	Output Leakage Current		10	1000	nA	$V_{\phi 1} = V_{\phi 2} = -12V; V_{DD} = -5$ $V_{OUT} = -5.5V; T_A = 25^{\circ}C$
LC	Clock Leakage Current		10	1000	nA	$V_{ILC} = -12V$; $T_A = 25^{\circ}C$
IDD	Power Supply Current: 2524		15	35	mA	Continuous Operation; ϕ pW = 150nS; 1MHz
	2525		25	- 35	mA	V _{ILC} = -12V; T _A = 25°C V _{DD} = -5.5V
VIL	Input "Low" Voltage	-5.0		1.05	V	
VIH	Input "High" Voltage	3.2		5.3	V	
VILC	Clock Input "Low" Voltage	-12.0		-10.0	V	
VIHC	Clock Input "High" Voltage	4.0		5.3	V	

TIMING DIAGRAM



This is a simplified illustration of the timing of a 4 bit recirculating shift register showing the 3 basic modes of operation.

NOTE 1: (WRITE cycle)

The positive and negative going edge of the "Write" control is coincident with the negative going edge of the input clock (ϕ_2) . The "Read" control may be either "1" or "0"

NOTE 2: (RECIRCULATE cycle)

Data recirculates if the "Write" control line is "0". "Read" may be either "1" or "0".

NOTE 3: (READ cycle)

The positive going edge of the "Read" control is coincident with the negative edge of the output clock (ϕ_1). The negative going edge of "Read" is coincident with the negative going edge of either clock pulse succeeding the last desired date output bit. "Write" may be either "1" or "0"

CONDITIONS OF TEST

Input rise and fall times: 10 sec Output load is 1 TTL gate

TIMING DIAGRAM



AC CHARACTERISTICS $T_A = +25^{\circ}C V_{CC} = +5V(9); V_{DD} = -5V \pm 5\%; V_{ILC} = -11V$

SYMBOL	TEST	MIN	түр	MAX	UNIT	CONDITIONS
Frequency	Clock Data Rep Rate	.0005 (Note 4)	5	3	MHz	W = R = V _{CC}
^t øpw	Clock Pulse Width	135	85		ns	
^t ød	Clock Pulse Delay	10			ns	
t _r ;t _f	Clock Pulse Transition	10		1000	ns	
^t DW	Data Write (Setup) Time	70			ns	
^t DH	Data to Clock Hold Time	20			ns	
t _{a+}	Clock to Data Out Delay			100	ns	
t _{R-} ; t _{W-}	Clock to "Read" or "Write" Timing	0			ns	
t _{R-} ; t _W +	Clock to "Read" or "Write" Timing	0			ns	
C _{in}	Input Capacitance			5	pF	1MHz; V _I =V _{CC} ;V _{AC} =25m V _{P-P}
C _{out}	Output Capacitance			5	pF	1MHz; V ₀ =V _{CC} ;V _{AC} =25m V _{P-P}
C _¢	Clock Capacitance 2524 2525			80 160	pF pF	1MHz; V=V _{CC} ; V _{AC} =25m V _{P-P}
V _{OL}	Output "Low" Voltage		-1.0		v	R _L =3.0K; 1 TTL Load (I _L = 1.6mA) Note 10
v _{оні}	Output "High" Voltage Driving 1 TTL Load	2.4	3.5		v	R _L =3.0K; 1 TTL Load (I _L =100µA)
V _{OH2}	Output "High" Voltage Driving MOS	3.6	4.0		v	R _L = 5.6K; C _L = 10pF



APPLICATIONS DATA



CIRCUIT SCHEMATIC

