intel



2716 16K (2K×8) UV ERASABLE PROM

- Single +5V Power Supply
- Simple Programming Requirements Single Location Programming Programs With One 50ms Pulse
- Low Power Dissipation
 525mW Max. Active Power
 132mW Max. Standby Power

- Pin Compatible To Intel 2316E ROM
- Fast Access Time: 450ns Max.
- Inputs and Outputs TTL Compatible During Read And Program

The Intel[®] 2716 is a 16,384-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2716 operates from a single 5-volt power supply, has a static power down mode, and features fast single address location programming. It makes designing with EPROMs faster, easier and more economical. For production quantities, the 2716 user can convert rapidly to Intel's new pin-for-pin compatible 16K ROM, the 2316E.

Since the 450-nsec 2716 operates from a single 5-volt supply, it is ideal for use with the newer high performance +5V microprocessors such as Intel's 8085 and 8048. The 2716 is also the first EPROM with a static power down mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 525 mW while the maximum standby power dissipation is only 132 mW, a 75% savings.

The 2716 has the simplest and fastest method yet devised for programming EPROMs – single pulse TTL level programming. No need for high voltage pulsing because all programming controls are handled by TTL signals. Now, it is possible to program on-board, in the system, in the field. Program any location at any time – either individually, sequentially or at random, with the 2716's single address location programming. Total programming time for all 16,384 bits is only 100 seconds.

A7 C		24	JVCC
A6 [2] A8
45 C	3	22] A9
A4 [4	21] VPP
A3 [5	20	⊐cs
A2 🗆	6	19]A10
A1 [7	18] PD/PGM
A0 C	8	17]07
00 C	9	16]06
01 C	10	15]05
02 [11	14	<u>]</u> 04
GND [12	13] ⁰ 3

PIN CONFIGURATION

PIN NAMES

A0-A10	ADDRESSES
PD/PGM	POWER DOWN/PROGRAM
CS	CHIP SELECT
00-07	OUTPUTS

MODE SELECTION							
PINS	PD/PGM (18)	CS (20)	V _{рр} (21)	V _{CC} (24)	OUTPUTS (9-11, 13-17)		
Read	VIL	VIL	+5	+5	Dout		
Deselect	Don't Care	VIH	+5	+5	High Z		
Power Down	VIH	Don't Care	+5	+5	High Z		
Program	Pulsed VIL to VIH	ViH	+25	+5	D _{IN}		
Program Verify	VIL	VIL	+25	+5	Dout		
Program Inhibit	VIL	VIH	+25	+5	High Z		

BLOCK DIAGRAM



PROGRAMMING

2716

. This is not a final specification. Some parametric limits are subject to change. The programming specifications are described in the PROM/ROM Programming Instructions on page 6-74.

Absolute Maximum Ratings*

Temperature Under Bias	10°C to +80°C
Storage Temperature	65°C to +125°C
All Input or Output Voltages with	
Respect to Ground	+6V to -0.3V
V _{PP} Supply Voltage with Respect	
to Ground	+28V to -0.3V

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINA

READ OPERATION

D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC}^{[1,2]} = +5V \pm 5\%$, $V_{PP}^{[2]} = V_{CC} \pm 0.6V^{[3]}$

Symbol			Limits			0 1111
	Parameter	Min.	Typ. ^[4]	Max.	Unit	Conditions
I _{LI}	Input Load Current			10	μA	V _{IN} = 5.25V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 5.25V
I _{PP1} [2]	V _{PP} Current			5	mA	V _{PP} = 5.85V
I _{CC1} ^[2]	V _{CC} Current (Standby)		10	25	mA	$PD/PGM = V_{IH}, \overline{CS} = V_{IL}$
I _{CC2} ^[2]	V _{CC} Current (Active)		57	100	mA	CS = PD/PGM = VIL
VIL	Input Low Voltage	-0.1		0.8	v	
VIH	Input High Voltage	2.2		V _{cc} +1	v	
V _{OL}	Output Low Voltage			0.45	v	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -400 μA

NOTES: 1. V_{CC} must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

2. Vpp may be connected directly to VCC except during programming. The supply current would then be the sum of ICC and Ipp1.

- 3. The tolerance of 0.6V allows the use of a driver circuit for switching the Vpp supply pin from V_{CC} in read to 25V for programming.
- 4. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.
- 5. This parameter is only sampled and is not 100% tested.
- 6. tACC2 is referenced to PD/PGM or the addresses, whichever occurs last.

Typical Characteristics



Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. Characteristics

$T_{A} = 0^{\circ}C$ to $70^{\circ}C$,	$V_{CC}^{[1]} = +5V \pm 5\%,$	$V_{PP}^{[2]} = V_{CC} \pm 0.6V^{[3]}$
---	-------------------------------	--

Symbol	_		Limits		I	
	Parameter	Min. Typ. ^[4] Max.	Max.	Unit	Test Conditions	
t _{ACC1}	Address to Output Delay		250	450	ns	$PD/PGM = \overline{CS} = V_{IL}$
tACC2	PD/PGM to Output Delay		280	450	ns	CS = V _{IL}
t _{CO}	Chip Select to Output Delay			120	ns	PD/PGM = V _{IL}
tpf	PD/PGM to Output Float	0		100	ns	$\overline{CS} = V_{ L}$
t _{DF}	Chip Deselect to Output Float	0		100	ns	PD/PGM = V _{IL}
t _{OH}	Address to Output Hold	0			ns	$PD/PGM = \overline{CS} = V_{IL}$

Capacitance ^[5]	T _A = 25°C	, f = 1 MHz
----------------------------	-----------------------	-------------

Symbol	Parameter	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	4	6	pF	V _{IN} = 0V
COUT	Output Capacitance	8	12	рF	V _{OUT} = 0V

A.C. Test Conditions:

Output Load: 1 TTL gate and $C_L = 100 \text{ pF}$ Input Rise and Fall Times: $\leq 20 \text{ ns}$ Input Pulse Levels: 0.8V to 2.2V Timing Measurement Reference Level: Inputs 1V and 2V Outputs 0.8V and 2V

NOTE: Please refer to page 2 for notes.

WAVEFORMS



ERASURE CHARACTERISTICS

The erasure characteristics of the 2716 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2716 in approximately 3 years, while it would take approximatley 1 week to cause erasure when exposed to direct sunlight. If the 2716 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2716 window to prevent unintentional erasure.

The recommended erasure procedure (see page 3-55) for the 2716 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μ W/cm² power rating. The 2716 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

DEVICE OPERATION

The six modes of operation of the 2716 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are a +5V V_{CC} and a V_{PP}. The V_{PP} power supply must be at 25V during the three programming modes, and must be at 5V in the other three modes.

PINS	PD/PGM (18)	CS (20)	V _{PP} (21)	V _{CC} (24)	OUTPUTS (9-11, 13-17)
Read	VIL	VIL	+5	+5	Dout
Deselect	Don't Care	VIH	+5	+5	High Z
Power Down	VIH	Don't Care	+5	+5	High Z
Program	Pulsed VIL to VIH	VIH	+25	+5	D _{IN}
Program Verify	VIL	VIL	+25	+5	DOUT
Program Inhibit	VIL	VIH	+25	+5	High Z

TABLE I. MODE SELECTION

READ MODE

Data is available at the outputs in the read mode. Data is available 450 ns (t_{ACC}) from stable addresses with \overline{CS} low or 120 ns (t_{CO}) from \overline{CS} with addresses stable.

DESELECT MODE

Notice: This is not a final specification. Some parametric limits are subject to change.

ELIMIN

The outputs of two or more 2716s may be OR-tied together on the same data bus. Only one 2716 should have its outputs selected (\overline{CS} low) to prevent data bus contention between 2716s in this configuration. The outputs of the other 2716s should be deselected with the \overline{CS} input at a high TTL level.

POWER DOWN MODE

The 2716 has a power down mode which reduces the active power dissipation by 75%, from 525 mW to 132 mW. Power down is achieved by applying a TTL high signal to the PD/PGM input. In power down the outputs are in a high impedance state, independent of the \overline{CS} input.

PROGRAMMING

Initially, and after each erasure, all bits of the 2716 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2716 is in the programming mode when the V_{PP} power supply is at 25V and \overline{CS} is at V_{1H}. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the addresses and data are stable, a 50 msec, active high, TTL program pulse is applied to the PD/PGM input. A program pulse must be applied at each address location to be programmed. You can program any location at any time – either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The 2716 must not be programmed with a DC signal applied to the PD/PGM input.

Programming of multiple 2716s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2716s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the PD/PGM input programs the paralleled 2716s.

PROGRAM INHIBIT

Programming of multiple 2716s in parallel with different data is also easily accomplished. Except for PD/PGM, all like inputs (including \overline{CS}) of the parallel 2716s may be common. A TTL level program pulse applied to a 2716's PD/PGM input with V_{PP} at 25V will program that 2716. A low level PD/PGM input inhibits the other 2716s from being programmed.

PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed wth V_{PP} at 25V. Except during programming and program verify, V_{PP} must be at 5V.