Am27S33/27S33A

4,096-Bit (1024x4) Bipolar PROM



DISTINCTIVE CHARACTERISTICS

- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield

- Low-current PNP inputs
- High-current open-collector and three-state outputs
- · Fast chip select

GENERAL DESCRIPTION

The Am27S33 (1024 words by 4 bits) is a Schottky TTL. Programmable Read-Only Memory (PROM).

This device is available in three-state (Am27S33) output versions. These outputs are compatible with low-power Schotkky bus standards capable of satisfying the require-

ments of a vanety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by active LOW ($\overline{G_1} \& \overline{G_2}$) output enables.

BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

Three-State Part Number	Am27	'S33A	Am27S33				
Address Access Time	35 ns	45 ns	55 ns	70 ms			
Operating Range	с	м	с	м			

Publication # Bay, Amendment 03225 D /0 Issue Date: January 1989









.

ORDERING INFORMATION



AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **a. Device Number**



Valid Combinations								
AM27S33	PC, PCB, DC, DCB,							
AM27S33A	FC, FCB, LC, LCB, JC, JCB							

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

1

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number



sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

PIN DESCRIPTION

Address inputs Ao - Ag

The 10-bit field presented at the address inputs selects one of 1024 memory locations to be read from.

Q₀ - Q₃ Data Output Port

The outputs whose state represents the data read from the selected memory locations.

G1,G2 Output Enable

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state

and all three-state outputs to a floating or high-impedance state.

Enable =
$$\overline{G_1} \cdot \overline{G_2}$$

Disable = $\overline{G_1} \cdot \overline{G_2}$
= $G_1 + G_2$

V_{CC} Device Power Supply Pin The most positive of the logic power supply pins.

GND Device Power Supply Pin The most negative of the logic power supply pins.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with
Power Applied
Supply Voltage05 V to +70 V
DC Voltage Applied to Outputs
(Except During Programming)0.5 V to +V _{CC} Max.
DC Voltage Applied to Outputs
During Programming 21 V
Output Current into Outputs During
Programming (Max Duration of 1 sec) 250 mA
DC Input Voltage05 V to +55 V
DC Input Current30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM

RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices Ambient Temperature (T _A) 0 to +75°C Supply Voltage (V _{CC}) +475 V to +5.25 V
Military (M) Devices* Case Temperature (T _C)
Operating ranges define those limits between which the functionality of the device is guaranteed.

OPERATING RANGES

*Military Product 100% tested at $T_C = +25^{\circ}C$, +125°C, and -55°C.

Parameter Symbol	Parameter Description		Test Conditions	Min.	Тур.	Max.	Unit	
Voh	Output HIGH Voltage	V _{CC} = Min , IOH VIN = VIH or VII	= -2.0 mA	2.4	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		v	
VOL	Output LOW Voltage	Vcc = Min., IOL VIN = VIH or VII	= 16 mA			0.45	v	
VIH	Input HIGH Level	Guaranteed inpu voltage for all in	ut logical HIGH nputs (Note 1)	2.0	······		v	
VIL	Input LOW Level	Guaranteed inpu voltage for all in	it logical LOW nputs (Note 1)			0.8	v	
μ <u></u>	Input LOW Current	Vcc = Max , VIN	= 0.45 V	+		-0 250	mΑ	
Ін	Input HIGH Current	Vcc = Max., Vin	= 2.7 V	+		25	A	
ISC (Note 1)	Output Short-Circuit Current	Vcc = Max., Vo	UT = 0 0 V (Note 2)	- 20		-90	mA	
icc	Power Supply Current	All inputs = GND, COM'L					140	
		VCC = Max.		MIL			145	mΑ
VI	Input Clamp Voltage	Vcc = Min., IIN -				-12	V	
.	Output Leakage Current	Vcc = Max.		Vo = Vcc			40	<u> </u>
CEX		$V_{G_1} = 2.4 V$	(Note 1)	V0 = 2.4 V			40	μA
					-40			
Cin	Input Capacitance	$V_{IN} = 2.0 V @ f$ $V_{CC} = 5 V, T_A =$	= 1 MHz (Note 3) 25°C		5			
COUT	Output Capacitance	VOUT = 2.0 V @ VCC = 5 V, TA =	f = 1 MHz (Note 3)		8	·	pF	

Notes: 1. ViL and ViH are input conditions of output tests and are not themselves directly tested. ViL and ViH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
Not more than one output should be shorted at a time. Durabon of the short circuit should not be more than one second.
These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)

No. Symbol			Am27S33A				Am27S33				<u> </u>	
			COM'L		MIL		COM'L		MIL		1	
			Min,	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
1	TAVQV	Address Valid to Output Valid Access Time	۰.		35		45		55		70	
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z			20		25		25		30	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid			20		25		25		30	ns

See also Switching Test Circuit.

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. *Subgroups 7 and 8 apply to functional tests.

SWITCHING TEST CIRCUIT



- Notes. 1 TAVQV is tested with switch S1 closed and C_L = 50 pF
 - 2 For three-state outputs, TGVQV is tested with $C_L = 50$ pF to the 1.5 V level; S₁ is open for high impedance to HIGH tests and closed for high impedance to LOW tests TGVQZ is tested with $C_L = 5$ pF HIGH to high-impedance tests are made with S₁ open to an output voltage of steady state HIGH -0.5 V; LOW to high-impedance tests are made with S₁ closed to the steady state LOW +0.5 V level.

SWITCHING WAVEFORMS







Am27S33/27S33A

.