

28C16A

16K (2K x 8) CMOS EEPROM

FEATURES

- Fast Read Access Time—150 ns
- CMOS Technology for Low Power Dissipation — 30 mA Active
 - 100 µA Standby
- Fast Byte Write Time—200 μs or 1 ms
- Data Retention >10 years
- High Endurance Minimum 10⁴ Erase/Write Cycles
- Automatic Write Operation
- Internal Control Timer
- Auto-Clear Before Write Operation
- --- On-Chip Address and Data Latches
- Data polling
- Chip Clear Operation
- Enhanced Data Protection
 - ---- VCC Detector
 - Pulse Filter
 - Write Inhibit
- Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Organized 2Kx8 JEDEC Standard Pinout
 - 24-pin Dual-In-Line Package
 - 32-pin Chip Carrier (Leadless or Plastic)
 - 28-pin Thin Small Outline Package (TSOP) 8x20mm
 - 28-pin Very Small Outline Package (VSOP) 8x13.4mm
- Available for Extended Temperature Ranges:
 - Commercial: 0°C to 70°C
 - Industrial: -40°C to 85°C

DESCRIPTION

The Microchip Technology Inc. 28C16A is a CMOS 16K non-volatile electrically Erasable PROM. The 28C16A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle. the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when a write cycle is complete, the 28C16A uses Data polling. Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

6103201 0010345 765 🔳

BLOCK DIAGRAM



PIN CONFIGURATION



©1994 Microchip Technology Inc.

6-11

DS11125E-page 1

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS*

Vcc and input voltages w.r.t. Vss	0.6V to + 6.25V
Voltage on OE w.r.t. Vss	0.6V to +13.5V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output Voltage w.r.t. Vss	-0.6V to Vcc+0.6V
Storage temperature	65°C to 125°C
Ambient temp. with power applied	50°C to 95°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE						
Function						
Address Inputs						
Chip Enable						
Output Enable						
Write Enable						
Data inputs/Outputs						
+5V Power Supply						
Ground						
No Connect; No Internal						
Connection						
Not Used; No External						
Connection is Allowed						

READ / WRITE OPERATION DC Characteristics

Vcc = +5V ±10% Commercial (C): Tamb= 0°C to 70°C Industrial (I): Tamb= -40°C to 85°C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	v v	
Input Leakage		lu	-10	10	μA	$V_{IN} = -0.1V$ to V_{CC+1}
Input Capacitance	-	CIN		10	pF	Vin = 0V; Tamb = 25°C; f = 1 MHz
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4	0.45	v v	IOH = -400 μA IOL = 2.1 mA
Output Leakage	_	ILO	-10	10	μА	VOUT = -0.1V to Vcc+0.1V
Output Capacitance	_	Солт	_	12	pF	Vin = 0V; Tamb = 25°C; f = 1 MHz
Power Supply Current, Active	TTL input	Icc	_	30	mA	f = 5 MHz (Note 1) Vcc = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	

Note: (1) AC	power supply current above 5 MHz: 1 mA/MHz
--------------	--

DS11125E-page 2	© 1994 Microchip Technology Inc.
6103201 0010346 6T1 📖	6-12

READ OPERATION AC Characteristics

AC Testing Waveform: VIH = 2 Output Load: 1 TTL Input Rise and Fall Times: 20 ns Ambient Temperature: Comm

VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 ns Commercial (C): Tamb = 0° C to 70°C Industrial (I): Tamb = -40° C to 85°C

Parameter	Sym	Sym 28C16A-15		28C16A-20		28C16A-25		Units	Conditions
		Min	Max	Min	Max	Min	Max		
Address to Output Delay	tACC	-	150	-	200	_	250	ns	OE = CE = VIL
CE to Output Delay	tœ	-	150	-	200	_	250	ns	OE = VIL
OE to Output Delay	tOE	—	70	_	80	-	100	ns	CE = VL
\overline{CE} or \overline{OE} High to Output Float	tOFF	0	50	0	55	0	70	ns	
Output Hold from Address, CE or OE, whichever occurs first.	tон	0	-	0	-	0	_	ns	۱ <u>ــــــــــــــــــــــــــــــــــــ</u>

READ WAVEFORMS

ï



C 1994 Microchi	p Technology Inc.				DS11125E-page 3
PJ0350J	0010347	538	6-13		

6

BYTE WRITE **AC Characteristics**

Output Load: Input Rise/Fall Times:

AC Testing Waveform: VIH = 2.4V and VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 ns Ambient Temperature: Commercial (C): Tamb = 0°C to 70°C Industrial (I): Tamb = -40°C to 85°C

Symbol Min Max Units Remarks Parameter 10 ns Address Set-Up Time tas 50 ns Address Hold Time t AH 50 ns Data Set-Up Time tos 10 Data Hold Time **tDH** _ ns. 100 Note 1 Write Pulse Width **twpl** ns Write Pulse High Time tWPH 50 ____ ns **OE** Hold Time **toeh** 10 ____ ns OE Set-Up Time tOES 10 ns _ Data Valid Time tDV _ 1000 ns Note 2 1 0.5 ms typical twc ms Write Cycle Time (28C16A) ____ Write Cycle Time (28C16AF) twc 200 μs 100 µs typical

Note: (1) A write cycle can be initiated be CE or WE going low, whichever occurs last. The data is latched on the positive edge of CE or WE, wichever occurs first.

(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.

PROGRAMMING WAVEFORMS



DS11125E-page	4			© 1994 Microchip Technology Inc.
PJ0350J	0010348	474 🔳	6-14	

DATA POLLING WAVEFORMS



CHIP CLEAR WAVEFORMS



SUPPLEMENTARY CONTROL								
Mode	CE	ŌE	WE	A9	Vcc	1/01		
Chip Clear	ViL	Vн	VIL	X	Vcc			
Extra Row Read	VIL	VIL	Viн	A9 = VH	Vcc	Data Out		
Extra Row Write	*	Viн	*	A9 = VH	Vcc	Data In		
Note: VH = 12.0V ±0.5V	* Puls	sed per prog	ramming w	aveforms.				

C 1994 Microchip Technology Inc.

6103201 0010349 300 🖿

6-15

DS11125E-page 5

DEVICE OPERATION

The Microchip Technology Inc. 28C16A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	CE	ŌĒ	WE	1/0			
Read	L	L	н	DOUT			
Standby	H	X	X	High Z			
Write Inhibit	Н	X	X	High Z			
Write Inhibit	X	L	X	High Z			
Write Inhibit	X	X	н	High Z			
Byte Write	L	н	L	DIN			
Byte Clear	Automatic Before Each						

X = Any TTL level.

Read Mode

The 28C16A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is available at the output toE after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least tACC-tOE.

Standby Mode

The 28C16A is placed in the standby mode by applying a high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the OE input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip. Second, there is a \overline{WE} filtering circuit that prevents \overline{WE} pulses of less than 10 ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (Vcc).

Write Mode

The 28C16A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the \overline{WE} pin. On the falling edge of \overline{WE} , the address information is latched. On rising edge, the data and the control pins (CE and OE) are latched.

Data Polling

The 28C16A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7EO to 7FF, the additional bytes can be written to or read from in the same manner as the regular memory array.

Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising OE to 12 volts and bringing the WE and CE low. This procedure clears all data, except for the extra row.



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



