**5 VOLT BOOT BLOCK FLASH MEMORY** 

28F002BC (x8)

- High Performance Read - 80/120 ns Max. Access Time 40 ns Max. Output Enable Time
- Low Power Consumption 20 mA Typical Read Current
- x8-Only Input/Output Architecture Space-Constrained 8-bit Applications
- **Optimized Array Blocking Architecture**  One 16-KB Protected Boot Block
  - Two 8-KB Parameter Blocks
  - One 96-KB Main Block
  - One 128-KB Main Block
  - Top Boot Location
- Hardware Data Protection Feature
  - Erase/Write Lockout during Power Transitions
  - Absolute Hardware Protection for **Boot Block**
- Software EEPROM Emulation with Parameter Blocks

- Extended Cycling Capability 100,000 Block Erase Cycles
- Automated Byte Write and Block Erase
- Industry-Standard Command User Interface
  - **Status Registers**
  - Erase Suspend Capability
- SRAM-Compatible Write Interface
- **Reset/Deep Power-Down Input** 
  - 0.2 μA I<sub>CC</sub> Typical
  - Provides Reset for Boot Operations
- Industry-Standard Surface Mount
  - Packaging
  - 40-Lead TSOP
  - 44-Lead PSOP
- 40-Lead PDIP
- ETOX<sup>™</sup> IV Flash Technology – 5 V Read
- 12 V Write and Block Erase VPP = 12 V ±5% Standard

  - V<sub>PP</sub> = 12 V ±10% Option
- Independent Software Vendor Support

The Intel® 2-Mbit flash memory is an extension of the Boot Block architecture which includes block-selective erasure, automated write and erase operations, and a standard microprocessor interface. The 2-Mbit flash memory enhances the Boot Block architecture by adding more density and blocks, x8 input/output control, very high-speed, low-power, and industry-standard ROM-compatible pinout and surface mount packaging.

The Intel® 28F002BC is an 8-bit wide flash memory offering. This high-density flash memory provides userselectable bus operation for 8-bit applications. The 28F002BC is a 2,097,152-bit nonvolatile memory organized as 262,144 bytes of information. It is offered in 44-lead PSOP, 40-lead PDIP and 40-lead TSOP package, which is ideal for space-constrained portable systems or any application with board space limitations.

This device uses an integrated Command User Interface (CUI) and Write State Machine (WSM) for simplified byte write and block erasure. The 28F002BC provides block locations compatible with the Intel® MCS®-186 family, 80286, 90860CA, and the Intel386<sup>™</sup>, Intel486<sup>™</sup>, Pentium<sup>®</sup>, and Pentium Pro microprocessors.

The boot block includes a data protection feature to protect the boot code in critical applications. With a maximum access time of 80 ns, this high-performance 2-Mbit flash memory interfaces at zero wait-state to a wide range of microprocessors and microcontrollers. A deep power-down mode lowers the total V<sub>CC</sub> power consumption to 1 µW typical. This power savings is critical in hand-held battery powered systems. For very low-power applications using a 3.3 V supply, refer to the 3 Volt Advanced Boot Block Flash Memory datasheet (order number 290580). Manufactured on Intel® 0.6 micron ETOX™ IV process technology, the 28F002BC flash memory provides world-class quality, reliability, and cost-effectiveness at the 2-Mbit density.

NOTE: This document formerly known as 28F002BC 2-Mbit (256K x 8) Boot Block Flash Memory.

December 1998

Order Number: 290578-005

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F002BC may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call 1-800-548-4725 or visit Intel's website at http://www.intel.com

COPYRIGHT © INTEL CORPORATION 1996, 1997, 1998

CG-041493

\*Third-party brands and names are the property of their respective owners.

#### 28F002BC

# intel

## CONTENTS

#### PAGE

1.0 INTRODUCTION5
1.1 Designing for Density Upgradeability5
1.2 Main Features5
1.3 Applications6
1.4 Pinouts7
1.5 Pin Descriptions10
2.0 PRODUCT DESCRIPTION 11
2.1 Memory Organization 12
2.1.1 Blocking 12
2.1.2 28F002BC-T Block Memory Map 12
3.0 PRINCIPLES OF OPERATION
3.1 Bus Operations 13
3.2 Read Operations 13
3.2.1 Read Array 13
3.2.2 Intelligent Identifiers 14
3.3 Write Operations14
3.3.1 Command User Interface (CUI) 14
3.3.2 Status Register 17
3.3.3 Program Mode 17
3.3.4 Erase Mode 18
3.3.5 Extended Cycling 19
3.4 Boot Block Locking 19
3.4.1 $V_{PP} = V_{IL}$ for Complete Protection 19
3.4.2 RP# = V <sub>HH</sub> for Boot Block Unlocking 19

PAGE
3.5 Power Consumption23
3.5.1 Active Power23
3.5.2 Standby Power23
3.5.3 Deep Power-Down
3.6 Power-Up/Down Operation23
3.6.1 RP# Connected to System Reset23
3.6.2 V <sub>CC</sub> , V <sub>PP</sub> and RP# Transitions23
3.7 Power Supply Decoupling24
3.7.1 VPP Trace on Printed Circuit Boards24
4.0 ELECTRICAL SPECIFICATIONS
4.1 Absolute Maximum Ratings25
4.2 Operating Conditions25
4.3 Capacitance25
4.4 DC Characteristics
4.5 AC Characteristics—Read Only Operations
4.6 AC Characteristics—WE#—Controlled Write Operations
4.7 AC Characteristics—CE#—Controlled Write Operations
4.8 Erase and Program Timings
5.0 ORDERING INFORMATION
6.0 ADDITIONAL INFORMATION
APPENDIX A: WSM Transition Table

4



#### **REVISION HISTORY**

Date of Revision	Version	Description
04/01/96	-001	Original version
09/01/96	-002	Pin 2 of 44-Lead PSOP changed from DU to NC Alternate program command (10H) removed WSM transition table added
10/01/96	-003	40-Lead PDIP package added
12/01/97	-004	Erase Suspend/Resume Flowchart changed V <sub>CC</sub> and V <sub>PP</sub> ranges changed throughout document
12/15/98	-005	Revised Section 1.1, <i>Designing for Density Upgradeability</i> , and 1.4, <i>Pinouts</i> , to reflect current product offering. Changed document title from <i>28F002BC 2-Mbit (256K x 8) Boot Block Flash Memory</i> .

#### 1.0 INTRODUCTION

This datasheet comprises the specifications for the 28F002BC 2-Mbit flash memory. Section 1.0 provides an overview of the 2-Mbit flash memory, including applications, pinouts, and pin descriptions. Section 2.0 describes the memory organization in detail. Section 3.0 defines a description of the memory's principles of operation. Section 4.0 details the memory's operating specifications. Finally, Sections 5.0 and 6.0 provide ordering and reference information.

#### 1.1 Designing for Density Upgradeability

The 28F002BC has been optimized to meet market requirements. Applications currently using the 28F001BX and 28F002BX can migrate to this product. Of course, both the 28F001BX and the 28F002BX devices use an 8-bit wide bus. Those applications needing a 16-bit bus can convert to the 5 Volt Boot Block Flash memory 28F200B5, 28F400B5, 28F800B5 products. Low power applications using a 3.3 V supply can convert to the 3 Volt Advanced Boot Block Flash memory family.

The 28F004B5 product is a natural migration path to the 4-Mbit density. Both the 28F002BC and the 28F004B5 are offered in identical packages to make upgrade seamless. A few simple considerations can smooth the migration path significantly:

- 1. Connect the NC pin of the 28F002BC to GND (this will retain boot block locking when a 28F004B5 is inserted).
- Design a switchable V<sub>PP</sub> to take advantage of the 5 V V<sub>PP</sub> option on the 28F004B5, device.
- If anticipating use of the 5 V V<sub>PP</sub> option, switch V<sub>PP</sub> to GND for complete write protection.

Previous designs with Intel<sup>®</sup> 28F002BX devices on occasion had to use a NOR gate (or some other scheme) to prevent issues with floating addresses latching incorrect data. The 28F002BC has corrected this issue and does not need the NOR gate. When migrating a design using the

#### 28F002BX to the 28F002BC, the NOR gate can be removed. When considering upgrading, packaging is of paramount importance. Current and future market trends indicate TSOP and PSOP as the packages that will enable designs into the next century.

#### 1.2 Main Features

The 28F002BC Boot Block flash memory is a highperformance, 2-Mbit (2,097,152 bit) flash memory organized as 256 Kbytes (262,144 bytes) of eight bits each.

The 28F002BC has separately erasable blocks, including a hardware-lockable boot block (16,384 bytes), two parameter blocks (8,192 bytes each) and two main blocks (one block of 98,304 bytes and one block of 131,072 bytes). An erase operation typically erases one of the main blocks in 2.4 seconds and the boot or parameter blocks in 1.0 second. Each block can be independently erased and programmed 100,000 times.

The boot block is located at the top of the address map to match the protocol of many systems, including the Intel<sup>®</sup> MCS-186 family, 80960CA, i860<sup>TM</sup> microprocessors as well as Pentium and Pentium Pro microprocessors. The hardware-lockable boot block provides the most secure code storage. The boot block is intended to store the kernel code required for booting-up a system. When the RP# pin is at V<sub>HH</sub>, the boot block is unlocked and program and erase operations can be performed. When the RP# pin is at V<sub>PPLK</sub>, the boot block is locked and program and erase operations to the boot block are ignored.

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the internal operation of the 28F002BC.

Program and Erase Automation allows program and erase operations to be executed using an industry standard two-write command sequence to the CUI. Data writes are performed in byte increments. Each byte in the flash memory can be programmed independently of other memory locations but is erased simultaneously with all other locations within the block.



Figure 1. 28F002BC-T Interface to a Pentium® Microprocessor System

The Status Register (SR) indicates the status of the internal Write State Machine (WSM), which reports critical information on program and/or erase sequences.

The maximum access time of 80 ns (t<sub>ACC</sub>) is guaranteed over the commercial temperature range (0 °C to +70 °C), 10% V<sub>CC</sub> supply voltage range (4.5 V to 5.5 V) and 100 pF output load. Typical I<sub>CC</sub> active current is 20 mA.

IPP, the maximum program current, is 20 mA. The standard V<sub>PP</sub> voltage for erase and program is 11.4 V to 12.6 V (V<sub>PP</sub> =  $12 V \pm 5\%$ ).

The 28F002BC flash memory is also designed with a standby mode to minimize system current drain and allow for low-power designs. When the CE# and RP# pins are at V<sub>CC</sub>, the CMOS standby mode is enabled and I<sub>CC</sub> drops to about 50  $\mu$ A.

A deep power-down mode is enabled when the RP# pin is at ground. In addition to minimizing power consumption, the deep power-down mode also provides write protection during power-up conditions.  $I_{CC}$  current during deep power-down mode is 0.20  $\mu$ A typical. An initial maximum access time or reset time of 300 ns is required from RP# switching high until outputs are valid. Equivalently, the device has a maximum wake-up time of 215 ns until writes to the CUI are recognized.

When RP# is at ground, the WSM is reset, the status register is cleared, and the entire device is write-protected. This feature prevents data corruption and protects the code stored in the device during system reset. The system Reset pin can be tied to RP# to reset the memory to read mode at power-up. With on-chip program/erase automation and RP# functionality for data protection, the device is protected against unwanted program and/or erase cycles, even during system reset.

#### 1.3 Applications

2-Mbit Boot Block flash memory combines high density, high performance, and cost-effective flash memory with blocking and hardware protection capabilities. Its flexibility and versatility reduces cost throughout the product life cycle. Flash memory is ideal for Just-In-Time production flow, reducing system inventory and costs, and eliminating component handling during the production phase. During a product's life cycle, flash memory reduces costs by allowing userperformed code updates and feature enhancements via floppy disk or remote link.

The 28F002BC is a full-function blocked flash product suitable for a wide range of applications, including extended PC BIOS, digital cellular phone program and data storage, telecommunication boot/firmware, and various embedded applications where both program and data storage are required.

Reprogrammable systems, such as personal ideal applications computers, are for the Portable and hand-held personal 28F002BC. computer applications are becoming more complex with the addition of power management software to take advantage of the latest microprocessor technology, the availability of ROM-based application software, pen tablet code for electronic handwriting, and diagnostic code. Figure 1 shows an example 28F002BC application.

The increase in software sophistication augments the probability that a code update will be required after the PC is shipped. The 28F002BC provides a safe and inexpensive update solution for desktop, notebook, and hand-held personal computers while extending the product lifetime. Furthermore, the deep power-down mode provides added flexibility for those battery-operated portable designs that require low power. The 28F002BC is also an excellent design solution for analog and digital cellular phone and telecommunication switching applications requiring high-performance, high-density storage in a small form factor package (x8-only bus). The blocking structure allows for easy segmentation of embedded code for modular software designs. For example, the parameter block can be used for frequently updated data storage and diagnostic messages (e.g., phone numbers and authorization codes).

#### 1.4 Pinouts

The 28F002BC in the 44-lead PSOP pinout follows the industry-standard ROM/EPROM pinout, as shown in Figure 4. The 28F200B5 pinout, indicating the WP# input, is also shown in the same diagram. The 40-lead TSOP package (shown in Figure 2) offers the smallest form factor possible. The lowcost 40-lead PDIP package diagram is shown in Figure 3.



Figure 2. The 40-Lead TSOP Offers the Smallest Form Factor for Space-Constrained Applications





Figure 3. The 40-Lead PDIP Offers the Lowest Cost Package Solution

V <sub>PP</sub>	V <sub>PP</sub>	-	1			44	Ь	RP#	RP#
VPP WP#	V PP NC		2	$\bigcirc$		43	Б	WE#	WE#
NC	NC		3			42		$A_8$	A <sub>8</sub>
A <sub>7</sub>	A <sub>7</sub>		4			41	Þ	$A_9$	A <sub>9</sub>
A <sub>6</sub>	A <sub>6</sub>		5			40	Þ	A <sub>10</sub>	A <sub>10</sub>
A <sub>5</sub>	A <sub>5</sub>		6			39	$\square$	A <sub>11</sub>	A <sub>11</sub>
A <sub>4</sub>	$A_4$		7			38	$\square$	A <sub>12</sub>	A <sub>12</sub>
A <sub>3</sub>	$A_3$		8			37	$\square$	A <sub>13</sub>	A <sub>13</sub>
A <sub>2</sub>	$A_2$		9		PA28F002BC	36	$\square$	A <sub>14</sub>	A <sub>14</sub>
A <sub>1</sub>	A <sub>1</sub>		10		Boot Block	35	$\square$	A <sub>15</sub>	A <sub>15</sub>
A <sub>0</sub>	A <sub>0</sub>		11		44-Lead TSOP	34		A <sub>16</sub>	A <sub>16</sub>
CE#	CE#		12		0.525" x 1.110"	33	Ρ	NC	NC
GND	GND		13		TOP VIEW	32	E	GND	GND
OE#	OE#		14			31		(A.,	DQ <sub>15</sub> /A_1
$DQ_0$			15			30		DQ <sub>7</sub>	DQ <sub>7</sub>
	NC		16			29		NC	DQ
$DQ_1$	DQ <sub>1</sub>		17			28		DQ <sub>6</sub>	DQ <sub>6</sub>
	NC		18			27	E		DQ <sub>13</sub>
$DQ_2$	DQ <sub>2</sub>		19			26	E	DQ <sub>5</sub>	
DQ <sub>10</sub>	NC		20			25	E	(NC	DQ <sub>12</sub>
DQ <sub>3</sub>	DQ <sub>3</sub>		21			24	E	$DQ_4$	DQ <sub>4</sub>
DQ <sub>11</sub>	NC)		22			23		V <sub>cc</sub>	V <sub>cc</sub>

Figure 4. The 44-Lead PSOP Offers a Convenient Upgrade from JEDEC ROM Standards

### 1.5 Pin Descriptions

#### Table 1. 28F002BC Pin Descriptions

Symbol	Туре	Name and Function
A <sub>-1</sub> , A <sub>0</sub> -A <sub>17</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle. A. <sub>1</sub> is used on the PSOP package only. A <sub>17</sub> is used on the TSOP and PDIP packages.
A <sub>9</sub>	INPUT	<b>ADDRESS INPUT:</b> When A <sub>9</sub> is at $V_{HH}$ , the signature mode is accessed. During this mode, A <sub>0</sub> decodes between the manufacturer and device IDs.
DQ <sub>0</sub> DQ <sub>7</sub>	INPUT/ OUTPUT	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE# and WE# cycle during a program operation. Inputs commands to the Command User Interface when CE# and WE# are active. Data is internally latched during the write cycle. Outputs array, intelligent identifier and status register data. The data pins float to tri-state when the chip is de-selected or the outputs are disabled.
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE# is active low. CE# high deselects the memory device and reduces power consumption to standby levels. If CE# and RP# are high, but not at a CMOS high level, the standby current will increase due to current flow through the CE# and RP# input stages.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Enables the device's outputs through the data buffers during a read cycle. OE# is active low.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the command register and array blocks. WE# is active low. Addresses and data are latched on the rising edge of the WE# pulse.
RP#	INPUT	<b>RESET/DEEP POWER-DOWN:</b> Provides three-state control. Puts the device in deep power-down mode, locks, and unlocks the boot block from program/erase.
		When RP# is at logic high level (6.5 V maximum), the boot block is locked and cannot be programmed or erased.
		When RP# = $V_{HH}$ (10.8 V minimum), the boot block is unlocked and can be programmed or erased.
		When RP# is at a logic low level the boot block is locked, the deep power-down mode is enabled and the WSM is reset—preventing any blocks from being programmed or erased. When RP# transitions from logic low to logic high, the flash memory enters the read array mode.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY:</b> 5.0 V ± 10%, 5.0 V ± 5%
V <sub>PP</sub>		<b>PROGRAM/ERASE POWER SUPPLY:</b> For erasing memory array blocks or programming data in each block. When V <sub>PP</sub> < V <sub>PPLK</sub> all blocks are locked and memory contents cannot be altered.
GND		GROUND: For all internal circuitry.
NC		NO CONNECT: Pin may be driven or left floating.

PRELIMINARY

### 2.0 PRODUCT DESCRIPTION



Figure 5. 28F002BC Internal Block Diagram



#### 2.1 Memory Organization

#### 2.1.1 BLOCKING

The 28F002BC features an asymmetrically-blocked architecture that provides system memory integration. Each block can be erased up to 100,000 times. The block sizes have been chosen to optimize their functionality for common applications of nonvolatile storage. For the address locations of the blocks, see the 28F002BC-T Memory Map, Figure 6.

#### 2.1.1.1 Boot Block - 16 KB

The boot block is intended to replace a dedicated boot PROM in a microprocessor or microcontrollerbased system. The 16-Kbyte (16,384 bytes) boot block is located at the top of the address map as shown in Figure 6. This boot block features hardware controllable write-protection to protect the crucial microprocessor boot code from accidental erasure. The boot block can be erased and written when RP# is held at 12 V for the duration of the erase or program operation. This feature allows customers to change the boot code when necessary while providing security at other times.

3FFFFH 3C000H	16-Kbyte Boot Block
3BFFFH 3A000H	8-Kbyte Parameter Block
39FFFH 38000H	8-Kbyte Parameter Block
37FFFH	96-Kbyte Main Block
20000H 1FFFFH	
00000н	128-Kbyte Main Block

Figure 6. 28F002BC-T Memory Map

#### 2.1.1.2 Parameter Blocks - 8 KB (each)

The 28F002BC has two 8-Kbyte parameter blocks to facilitate storage of frequently updated system parameters that would normally require an EEPROM. The parameter blocks can also be used to store additional boot or main code. By using software techniques, the byte-rewrite functionality of EEPROMs can be emulated. These techniques are detailed in Intel's application note *AP-604 Using Intel's Boot Block Flash Memory Parameter Blocks to Replace EEPROM.* 

#### 2.1.1.3 Main Block - 96 KB and 128 KB

The 28F002BC contains one 96-Kbyte (98,304 byte) block and one 128-Kbyte (131,072 byte) block. These blocks are typically used for data or code storage.

#### 2.1.2 28F002BC-T BLOCK MEMORY MAP

The 16-Kbyte boot block of the 28F002BC-T is located from 3C000H to 3FFFFH. The first 8-Kbyte parameter block resides in memory space from 3A000H to 3BFFFH. The second 8-Kbyte parameter block consumes the memory area from 38000H to 39FFFH. The 96-Kbyte main block extends from 20000H to 37FFFH, while the 128-Kbyte main block occupies the region from 00000H to 1FFFFH.

#### 3.0 PRINCIPLES OF OPERATION

Flash memory improves upon EPROM capability with in-circuit electrical write and erase. The Boot Block flash memory utilizes a Command User Interface (CUI) and automated algorithms to simplify write and erase operations. The CUI allows for 100% TTL-level control inputs, fixed power supplies during erasure and programming, and maximum EPROM compatibility.

When V<sub>PP</sub> < V<sub>PPLK</sub>, the device will only successfully execute the following commands: Read Array, Read Status Register, Clear Status Register, and Intelligent Identifier. The device provides standard EPROM read, standby and output disable operations. Manufacturer identification and device identification data can be accessed through the CUI or through the standard EPROM A<sub>9</sub> high voltage (V<sub>ID</sub>) access for PROM programming equipment. High voltage on V<sub>PP</sub> allows write and erase of the device. With V<sub>PP</sub> active, all functions associated



with altering memory contents are accessible via the CUI.

The purpose of the Write State Machine (WSM) is to automate the write and erasure of the device completely. The WSM will begin operation upon receipt of a signal from the CUI and will report status back through the status register. The CUI will handle the WE# interface to the data and address latches, as well as system software requests for status while the WSM is in operation.

#### 3.1 Bus Operations

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles. These bus operations are summarized in Tables 2 and 4.

#### 3.2 Read Operations

The 28F002BC has three user read modes: read array, read intelligent identifier, and read status register.

During power-up conditions, it takes a maximum of 600 ns from when  $V_{CC}$  is at 4.5 V to when valid data is available at the outputs.

#### 3.2.1 READ ARRAY

When RP# transitions from  $V_{IL}$  (reset) to  $V_{IH}$ , the device will be in read array mode and will respond to the read control inputs (CE#, OE#, and address inputs) without any commands being written to the CUI.

When the device is in read array mode, four control signals must be manipulated to read data at the outputs.

- WE# must be logic high (VIH)
- CE# must be logic low (VIL)
- OE# must be logic low (VIL)
- RP# must be logic high (VIH)

In addition, the address of the desired location must be applied to the address pins. Refer to *AC Characteristics* for the exact sequence and timing of these signals.

If the device is not in read array mode, as would be the case after a program or erase operation, the Read Mode command (FFH) must be written to the CUI before array reads can take place.

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	V <sub>PP</sub>	DQ <sub>0-7</sub>
Read	1,2,3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Х	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	High Z
Deep Power-Down	8	$V_{IL}$	Х	Х	Х	Х	Х	Х	High Z
Intelligent Identifier (Mfr)	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{ID}$	V <sub>IL</sub>	Х	89H
Intelligent Identifier (Device)	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{ID}$	V <sub>IH</sub>	Х	7CH
Write	5,6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	V <sub>PPH</sub>	D <sub>IN</sub>

Table 2. 28F002BC Bus Operations

NOTES:

1. Refer to DC Characteristics.

- 2. X can be  $V_{IL},\,V_{IH}$  for control pins and addresses,  $V_{PPLK}\, or\, V_{PPH}$  for  $V_{PP}.$
- 3. See *DC Characteristics* for V<sub>PPLK</sub>, V<sub>PPH</sub>, V<sub>HH</sub>, V<sub>ID</sub> voltages.
- 4. Manufacturer and device codes may also be accessed via a CUI write sequence, A1-A17 = X.

5. Refer to Table 3 for valid  $D_{IN}$  during a write operation.

6. Command writes for program or block erase are only executed when  $V_{PP} = V_{PPH}$ .

7. To write or erase the boot block, hold RP# at V<sub>HH</sub>.

8. RP# must be at GND  $\pm\,0.2$  V to meet the maximum deep power-down current specified.

### PRELIMINARY



#### 3.2.2 INTELLIGENT IDENTIFIERS

The manufacturer and device codes are read via the CUI or by taking the  $A_9$  pin to  $V_{ID}$ . Writing 90H to the CUI places the device into Intelligent Identifier read mode. A read of location 00000H outputs the manufacturer's identification code, 89H. Reading location 00001H outputs the device ID, 7CH.

The 28F002BC device ID of 7CH is identical to the E28F002BX (40-lead TSOP). It differs from the PA28F200BX (44-lead PSOP), which has a device ID of 2274H. Designers using the PA28F200BX in the x8 mode who wish to migrate to the PA28F002BC need to be mindful of this device ID difference and modify software drivers as necessary. The 40-lead PDIP device ID is 7CH.

#### 3.3 Write Operations

There are two commands that alter memory array contents: Program Setup and Erase Setup/Confirm. In addition, the Erase Suspend command suspends the WSM during an erase operation and releases the CUI to accept any Read command (so long as it is to a block other than the one being erased). Finally, there is a Clear Status Register command for resetting the contents of the status register. This command should be invoked following all operations that modify the status register.

All commands written to the CUI will be interpreted, but for any write operation to be initiated, the V<sub>PP</sub> voltage must be at V<sub>HH</sub>. Depending on the application, the design may have a switchable V<sub>PP</sub> power supply or the V<sub>PP</sub> may be "hard-wired" to 12 V. The 28F002BC will function normally in either case. It is highly recommended that RP# is tied to the system RESET for data protection during unstable CPU reset and also for proper CPU / flash synchronization.

Furthermore, when attempting to modify the contents of the 28F002BC's boot block area,  $V_{HH}$  must be applied to both  $V_{PP}$  and RP# for the operation to be valid. Whether attempting to alter the contents of the boot block or any other memory array area, if the proper voltages are not applied to the correct input signals the write operation will be aborted. Subsequently, the status register will respond with either Bit 3 ( $V_{PP}$  low error), Bit 4 (program error) or Bit 5 (erase error) being set (refer to Table 5 for status register definitions).

#### 3.3.1 COMMAND USER INTERFACE (CUI)

The Command User Interface (CUI) serves as the interface between the microprocessor and the internal chip controller. Commands are written to the CUI using standard microprocessor write timings. The available commands (summarized in Tables 3 and 4) are Read Array, Read Intelligent Identifier, Read Status Register, Clear Status Register, Program Setup, Erase Setup/Confirm, and Erase Suspend.

For Read commands, the CUI points the read path at either the array, the intelligent identifier, or the status register depending on the command received. For Program or Erase commands, the CUI informs the Write State Machine (WSM) that a Program or Erase has been requested. During the execution of a Program command, the WSM controls the programming sequences and the CUI responds only to status register reads. During an erase cycle, the CUI responds only to status register reads and Erase Suspend. After the WSM has completed its task, it will set the WSM Status bit (bit 7 of the status register) to a "1," which will also allow the CUI to respond to its full command set. Note that after the WSM has returned control to the CUI, the CUI will stay in the read status register mode until it receives another command (see Appendix A).

Table 3. Command Set Codes and Corresponding Device Mode

Command Codes	Device Mode
00	Invalid/Reserved
20	Erase Setup
40	Program Setup
50	Clear Status Register
70	Read Status Register
90	Intelligent Identifier
B0	Erase Suspend
D0	Erase Resume/Erase Confirm
FF	Read Array

### PRELIMINARY

#### Table 4. Command Bus Definitions

		First Bus Cycle			Sec	ond Bus C	ycle			
Command	Notes	Oper	Addr	Data	Oper	Addr	Data			
Read Array		Write	Х	FFH						
Intelligent Identifier	1,2	Write	Х	90H	Read	IA	IID			
Read Status Register		Write	Х	70H	Read	Х	SRD			
Clear Status Register		Write	Х	50H						
Program Setup		Write	PA	40H	Write	PA	PD			
Block Erase/Confirm		Write	BA	20H	Write	BA	D0H			
Erase Suspend/Resume		Write	Х	B0H	Write	Х	D0H			

#### ADDRESS

BA = Block Address IA = Identifier Address PA = Program Address X = Don't Care DATA

SRD = Status Register Data IID = Intelligent Identifier Data

PD = Program Data

NOTES:

1. Bus operations are defined in Table 2.

2. Following the Intelligent Identifier command, two read operations access manufacturer and device codes respectively.

#### 3.3.1.1 Command Function Description

Device operations are selected by writing specific commands into the CUI. Tables 3 and 4 define the available commands. Status register (SR) bits are defined in Table 5.

#### Invalid/Reserved

These are unassigned commands and should not be used. Intel reserves the right to redefine these codes for future functions.

#### Read Array (FFH)

This single write cycle command points the read path at the array. If the host CPU performs a CE#/OE#-controlled Read immediately following a two-write sequence (i.e., a Program or Erase command) that started the WSM, then the device

will output status register contents. Writing two Read Array (FFH) commands to the CUI aborts the current operation and resets to read array mode.

Executing Read Array after the Erase Setup command (instead of giving Erase Confirm) causes the status register erase and program status bits to be set. This indicates that an erase operation was initiated but not successfully confirmed (an Erase Confirm at this point would be ignored by the CUI). A subsequent Read Array command will point the data path at the array (see Appendix A).

#### Intelligent Identifier (90H)

After this command is executed, the CUI points the output path to the intelligent identifier circuits. Only intelligent identifier values at addresses 0 and 1 can be read (only address  $A_0$  is used in this mode; all other address inputs are ignored).

#### Read Status Register (70H)

This is one of three commands that is executable while the WSM is operating. After this command is written, a read of the device will output the contents of the status register, regardless of the address presented to the device. The device automatically enters this mode after program or erase has completed.

#### Clear Status Register (50H)

The WSM can set the program status and erase status bits in the status register to "1," but it cannot clear them to "0."

The status register is operated in this fashion for two reasons, the first is synchronization. Since the WSM does not know when the host CPU has read the status register, it would not know when to clear the status bits. Second, if the CPU is programming a string of bytes, it may be more efficient to query the status register after programming the string. Thus, if any errors exist while programming the string, the status register will return the accumulated error status. The Clear Status Register command clears the program, erase, and VPP status bits to "0."

#### Program Setup (40H)

This command simply sets the CUI into a state such that the next write will load the Address and Data registers. After this command is executed, the outputs default to the status register. Two consecutive Read Array commands (FFH) are required to reset to Read Array after the Program Setup command.

#### Program

The write following the Program Setup command will latch address and data. Also, the CUI initiates the WSM to begin execution of the program algorithm. The device outputs status register data when OE# is enabled. To read array data after the program operation is completed, a Read Array command is required.

#### Erase Setup (20H)

The Erase Setup command prepares the CUI for the Erase Confirm command. No other action is taken. If the next command is not an Erase Confirm command, then the CUI will set both the program status and erase status bits of the status register to a "1," place the device into read status register mode, and wait for another command.

#### Erase Confirm (D0H)

If the previous command was an Erase Setup command, then the CUI will enable the WSM to erase, at the same time closing the address and data latches, and respond only to the Read Status Register and Erase Suspend commands. While the WSM is executing, the device will output status register data when OE# is toggled low. Status register data can only be updated by toggling either OE# or CE#. If the previous command was not the Erase Setup command (20H), the Erase Confirm command is ignored. Status register bits 4 and 5 are both set to indicate an invalid command sequence.

#### Erase Suspend (B0H)

This command is only valid while the WSM is executing an erase operation. At all other times, this command is ignored. After this command has been executed, the CUI will set a signal that directs the WSM to suspend erase operations. While waiting for the erase to be suspended, the CUI responds only to the Read Status Register command or to the Erase Resume command. Once the WSM has reached the Suspend state, it will set an output in the CUI that allows the CUI to respond to the Read Array, Read Status Register, and Erase Resume commands. In this mode, the CUI will not respond to any other commands. The WSM will also set the WSM and erase suspend status bits to a "1." The WSM will continue to run, idling in the Suspend state, regardless of the state of all input control pins except VPP and RP#. If VPP is taken below  $V_{\mbox{\scriptsize PPLK}},$  the  $V_{\mbox{\scriptsize PP}}$  low status bit (SR.3) will be set and the WSM will abort the suspended erase operation. If active, RP# will immediately shut down the WSM and the remainder of the chip. During a suspend operation, the data and address latches will remain closed, but the address pads are able to drive the address into the read path.

PRELIMINARY

#### Erase Resume (D0H)

This command will cause the CUI to clear the Suspend state and clear the WSM status bit to a "0," but only if an Erase Suspend command was previously issued. Erase Resume will not have any effect under any other conditions.

#### 3.3.2 STATUS REGISTER

The 28F002BC contains a status register which may be read to determine when a program or erase operation is complete, and whether that operation completed successfully. The status register may be read at any time by writing the Read Status Register command to the CUI. After writing this command, all subsequent read operations output data from the status register until another command is written to the CUI. A Read Array command must be written to the CUI to return to read array mode. The status register bits are output on DQ[0:7]. The contents of the status register are latched on the falling edge of OE# or CE#, whichever occurs last in the read cycle. This prevents possible bus errors that might occur if the contents of the status register change while reading the status register. CE# or OE# must be toggled with each subsequent status read to insure the status register is updated; otherwise, the completion of a program or erase operation will not be evident from the status register.

When the WSM is active, the status register will indicate the status of the WSM and upon command completion, it will indicate success or failure of the operation (see Table 5 for definition of status register bits).

#### 3.3.2.1 Clearing the Status Register

The WSM sets status bits "3" through "7" to "1," and clears bits "6" and "7" to "0," but cannot clear status bits "3" through "5" to "0." Bits 3 through 5 can only be cleared by the controlling CPU through the use of the Clear Status Register command. These bits can indicate various error conditions. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several bytes or erasing multiple blocks in sequence). The status register may then be read to determine if an error occurred during that programming or erasure series. This feature adds flexibility to the way the device may be programmed or erased. To clear the status register, the Clear Status Register command is

### PRELIMINARY

written to the CUI. Then, any other command may be issued to the CUI. Note, again, that before a read cycle can be initiated, a valid read command must be written to the CUI to specify whether the read data is to come from the memory array, status register, or intelligent identifier.

#### 3.3.3 PROGRAM MODE

Programming is executed using a two-write sequence. The Program Setup command is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM then executes a sequence of internallytimed events to:

- 1. Program the desired bits of the addressed memory byte.
- 2. Verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within a byte being changed to a "0."

If the user attempts to program "1"s, there will be no change in memory contents and no error is reported by the status register.

Similar to erasure, the status register indicates whether programming is complete. While the program sequence is executing, bit 7 of the status register is a "0." The status register can be polled by toggling either CE# or OE# to determine when the program sequence is complete. Only the Read Status Register command is valid while programming is active.

When programming is complete, the status bits, which indicate whether the program operation was successful, should be checked. If the programming operation was unsuccessful, bit 4 of the status register is set to a "1" to indicate a program failure. If bit 3 is set to a "1," then  $V_{PP}$  was not within acceptable limits, and the WSM did not execute the programming sequence. If the program operation fails, bit 4 of the status register will be set within 1.5 ms, as determined by the timeout of the WSM.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, reads from the memory array cannot be accomplished until the CUI is given the Read Array command. Figure 7 shows the Automated Programming Flowchart.

Table 5. Status Register Bit Definition

WSMS	ESS	ES	DWS	VPPS	R	R	R			
7	6	5	4	3	2	1	0			
					NO	TES:				
SR.7 = WRI 1 = Read 0 = Busy		ACHINE STAT	US (WSMS)	determine pr	ogram or bloc	bit must first be k erase comp is bits are che	letion, before			
1 = Erase	SE-SUSPENE Suspended In Progress/(	O STATUS (ES	SS)	execution an "1." The ESS	d sets both th	sued, the WSM e WSMS and et to "1" until a ed.	ESS bits to			
	SE STATUS In Block Erasi essful Block E			When this bit is set to "1," the WSM has applied the maximum number of erase pulses to the block and is still unable to successfully verify block erasure.						
1 = Error	GRAM STATU in Byte Progra essful Byte Pro	am		When this bit is set to "1," the WSM has attempted but failed to program a byte.						
SR.3 = V <sub>PP</sub> S 1 = V <sub>PP</sub> L 0 = V <sub>PP</sub> C	ow Detect, Op	peration Abort		provide conti check the V <sub>F</sub> interrogates erase comm- informs the s If V <sub>PP</sub> ever g Suspend), th abort the oper returned to a	nuous indicat P level interm V <sub>PP</sub> level only and sequence ystem if V <sub>PP</sub> l oes below V <sub>Pl</sub> e status regis pration in prog valid level. Ti o report accur	an A/D conver ion of V <sub>PP</sub> leve ittently. The W after the prog is have been e has not been s PLK (even durin ter will set this irress, even if \ he V <sub>PP</sub> status rate feedback	el, but it does /SM pram or entered, and switched on. ng an Erase bit and /pp is bit is not			
	= RESERVED HANCEMENT	FOR FUTUR	E			r future use ar he status regis				

#### 3.3.4 ERASE MODE

Erase Setup and Erase Confirm commands to the CUI, along with the address identifying the block to be erased. This address is latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1."

If the Erase Confirm command does not follow the Erase Setup command, the status register responds by setting both SR.4 and SR.5 to "1" to indicate an invalid command sequence. The WSM returns to read status register mode.

The WSM then executes a sequence of internally timed events to:

- 1. Program all bits within the block to "0."
- 2. Verify that all bits within the block are sufficiently programmed to "0."
- 3. Erase all bits within the block (set all bits to "1").
- 4. Verify that all bits within the block are sufficiently erased.

While the erase sequence is executing, bit 7 of the status register is a "0."

PRELIMINARY

When the status register indicates that erasure is complete, the status bits, which indicate whether the erase operation was successful, should be checked. If the erase operation was unsuccessful, bit 5 of the status register will be set (within 1.5 ms) to "1," indicating an erase failure. If  $V_{PP}$  is not within acceptable during the suspended period, the WSM does not execute the erase sequence; instead, bit 5 of the status register is set to a "1" to indicate an erase failure, and bit 3 is set to a "1" to indicate that the  $V_{PP}$  supply voltage was outside acceptable limits.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, reads from the memory array cannot be accomplished until the CUI is given the Read Array command. Figure 8 details the *Automated Block Erase Flowchart*.

#### 3.3.4.1 Suspending and Resuming Erase

Since an erase operation may take a few seconds to complete, an Erase Suspend command is provided. This allows erase-sequence interruption in order to read data from another block of the memory array. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the WSM pause the erase sequence at a predetermined point in the erase algorithm. The status register must then be read to determine if the erase operation has been suspended. Taking V<sub>PP</sub> below V<sub>PPLK</sub> latches the V<sub>PP</sub> low status and aborts the operation in progress. V<sub>PP</sub> should be maintained at valid levels, even during Erase Suspend.

At this point, a Read Array command can be written to the CUI in order to read data from blocks other than that being erased. The only other valid commands at this time are Erase Resume and Read Status Register.

During erase suspend mode, the chip can go into a pseudo-standby mode by taking CE# to  $V_{IH}$ , which reduces active current draw.

To resume the erase operation, the chip must be enabled by taking CE# to  $V_{IL}$ , then issuing the Erase Resume command. When the Erase Resume command is given, the WSM will continue with the

#### 28F002BC

erase sequence and finish erasing the block. As with the end of a standard erase operation, the status register must be read, cleared, and the next instruction issued in order to continue. Figure 9 highlights the *Erase Suspend/Resume Flowchart*.

#### 3.3.5 EXTENDED CYCLING

Intel has designed extended cycling capability into its ETOX IV flash memory technology. The 28F002BC flash memory is designed for 100,000 program/erase cycles on each of the five blocks. At 10% V<sub>PP</sub>, the parameter blocks are capable of 10,000 program/erase cycles. The combination of low electric fields, clean oxide processing and minimized oxide area per memory cell subjected to the tunneling electric field results in very high cycling capability.

#### 3.4 Boot Block Locking

The Boot Block memory architecture features a hardware-lockable boot block so that the kernel code for the system can be kept secure while the parameter and main blocks are programmed and erased independently as necessary. Only the boot block can be locked independently from the other blocks.

#### 3.4.1 V<sub>PP</sub> = V<sub>IL</sub> FOR COMPLETE PROTECTION

For complete write protection of all blocks in the flash device, the  $V_{PP}$  programming voltage can be held low. When  $V_{PP}$  is below  $V_{PPLK}$ , any program or erase operation will cause the device to set an error bit in the status register.

#### 3.4.2 RP# = V<sub>HH</sub> FOR BOOT BLOCK UNLOCKING

In the case of boot block modifications (write and erase), RP# and V<sub>PP</sub> are set to V<sub>HH</sub> (12 V). However, if RP# is not at V<sub>HH</sub> when a program or erase operation of the boot block is attempted, the corresponding status register bit (Bit 4 for Program and Bit 5 for Erase, refer to Table 5 for status register definitions) is set to indicate the failure to complete the specified operation.





#### Figure 7. Automated Programming Flowchart

PRELIMINARY



Figure 8. Automated Block Erase Flowchart

PRELIMINARY

#### 28F002BC

## intel



Figure 9. Erase Suspend/Resume Flowchart

PRELIMINARY

#### 3.5 Power Consumption

#### 3.5.1 ACTIVE POWER

With CE# at a logic-low level and RP# at a logichigh level, the device is placed in the active mode. The device  $I_{CC}$  current is a maximum of 60 mA at 10 MHz with TTL input signals.

#### 3.5.2 STANDBY POWER

With CE# at a logic-high level (V<sub>IH</sub>), the memory is placed in standby mode, where the maximum I<sub>CC</sub> standby current is 100  $\mu$ A. The standby operation disables much of the device's circuitry and substantially reduces device power consumption. The outputs (DQ[0:7]) are placed in a high-impedance state independent of the status of the OE# signal. When CE# is at a logic-high level during erase or program, the device will continue to perform the erase or program function and consume erase or program active power until erase or program is completed.

#### 3.5.3 DEEP POWER-DOWN

The 28F002BC flash memory supports a typical I<sub>CC</sub> of 0.2  $\mu$ A in deep power-down mode. This mode is activated by the RP# pin when it is at a logic-low (GND ± 0.2 V); in this mode, all internal circuits are turned off to save power.

Setting the RP# pin low de-selects the memory and places the output drivers in a high impedance state. Recovery from the deep power-down state requires a minimum access time of 300 ns (Section 4.5, *AC Characteristics—Read-Only Operations*, tPHQV parameter).

During erase or program modes, RP# low will abort either erase or program operations, but the memory contents are no longer valid as the data has been corrupted. RP# transitions to  $V_{IL}$  or turning power off to the device will clear the status register.

#### 3.6 Power-Up/Down Operation

The 28F002BC offers protection against accidental block erasure or programming during power transitions. **Power supply sequencing is not** 

**required**, since the device is indifferent as to which power supply,  $V_{PP}$  or  $V_{CC}$ , powers-up first. The CUI is reset to the read mode after power-up, but the system must drop CE# low or present a new address to ensure valid data at the outputs.

A system designer must guard against spurious writes when V<sub>CC</sub> voltages are above V<sub>LKO</sub> and V<sub>PP</sub> = V<sub>HH</sub>. Since both WE# and CE# must be low for a command write, driving either signal to V<sub>IH</sub> will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until RP# is brought to V<sub>IH</sub>, regardless of the state of its control inputs. By holding the device in reset (RP# connected to system PowerGood/Reset) during power-up/down, invalid bus conditions during power-up can be masked, providing yet another level of memory protection.

## 3.6.1 RP# CONNECTED TO SYSTEM RESET

The use of RP# during system reset is important with automated write/erase devices because the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization would not occur because the flash memory may be providing status information instead of array data. Intel's Flash memories allow proper CPU initialization following a system reset by connecting the RP# pin to the same RESET# signal that resets the system CPU.

#### 3.6.2 V<sub>CC</sub>, V<sub>PP</sub> AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by V<sub>PP</sub>, CE# transitions, or WSM actions. Its default state upon power-up, after exit from deep power-down mode, or after V<sub>CC</sub> transitions above V<sub>LKO</sub>, is read array mode.

After any program or block erase operation is complete, and even after  $V_{PP}$  transitions down to  $V_{PPLK}$ , the CUI must be reset to read array mode via the Read Array command if access to the flash memory is desired.

#### 3.7 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling methods. System designers should consider three supply current issues:

- 1. Standby current levels (I<sub>CCS</sub>)
- 2. Active current levels (I<sub>CCR</sub>)
- 3. Transient peaks produced by falling and rising edges of CE#

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1  $\mu F$  ceramic capacitor connected between each V<sub>CC</sub> and GND, and between its V<sub>PP</sub> and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.

#### 3.7.1 V<sub>PP</sub> TRACE ON PRINTED CIRCUIT BOARDS

Designing for in-system writes to the flash memory requires special consideration of the V<sub>PP</sub> power supply trace by the printed circuit board designer. The V<sub>PP</sub> pin supplies the flash memory cells current for programming and erasing. One should use similar trace widths and layout considerations given to the V<sub>CC</sub> power supply trace. Adequate V<sub>PP</sub> supply traces and decoupling capacitors placed adjacent to the component will decrease spikes and overshoots.

24

#### 4.0 ELECTRICAL SPECIFICATIONS

#### 4.1 Absolute Maximum Ratings\*

**Operating Temperature** 

During Read0 °C to +70 °C
During Write and Block Erase0 °C to +70 °C
Temperature Bias10 °C to +80 °C
Storage Temperature65 °C to +125 °C
Voltage on Any Pin (except $V_{CC}$ , $V_{PP}$ , $A_9$ and RP#)
with Respect to GND2.0 V to +7.0 $V^{(1)}$
Voltage on Pin RP# or Pin A9
with Respect to GND–2.0 V to +13.5 $V^{(1, 2)}$
V <sub>PP</sub> Program Voltage
with Respect to GND during Write
and Block Erase–2.0 V to +14.0 $V^{(1, 2)}$
V <sub>CC</sub> Supply Voltage
with Respect to GND–2.0 V to +7.0 $V^{(1)}$
Output Short Circuit Current 100 mA <sup>(3)</sup>

.....-65 °C to +125 °C beyond the "Operating Conditions" may effect device reliability.  $C_{CC}$ ,  $V_{PP}$ ,  $A_9$  and RP#)

#### NOTES:

design.

1. Minimum DC voltage is -0.5 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods <20 ns. Maximum DC voltage on input/output pins is  $V_{CC}$  + 0.5 V which, during transitions, may overshoot to  $V_{CC}$  + 2.0 V for periods <20 ns.

NOTICE: This datasheet contains preliminary information on new products in production. Do not finalize a design with this information. Revised information will be published when

the product is available. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a

\* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure

- 2. Maximum DC voltage on V<sub>PP</sub> may overshoot to +14.0 V for periods <20 ns. Maximum DC voltage on RP# or A<sub>9</sub> may overshoot to 13.5 V for periods <20 ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.

#### 4.2 Operating Conditions

#### Table 6. Temperature and V<sub>CC</sub> Operating Conditions

Symbol	Parameter	Notes	Min	Max	Units
T <sub>A</sub>	Operating Temperature		0	70	°C
V <sub>CC</sub>	5 V V <sub>CC</sub> Supply Voltage (10%)		4.50	5.50	Volts

#### 4.3 Capacitance

 $T_A = +25^{\circ} C$ , f = 1 MHz

Symbol	Parameter	Notes	Тур	Max	Unit	Conditions	
C <sub>IN</sub>	Input Capacitance	1	6	8	pF	$V_{IN} = 0 V$	
COUT	Output Capacitance	1, 2	10	12	pF	V <sub>OUT</sub> = 0 V	

#### NOTES:

1. Sampled, not 100% tested.

2. For the 28F002BC, address pin  $A_{10}$  follows the  $C_{OUT}$  capacitance numbers.



### 4.4 DC Characteristics

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I <sub>IL</sub>	Input Load Current	1			± 1.0	μA	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or } GND$
I <sub>LO</sub>	Output Leakage Current	1			± 10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,3			1.5	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = RP# = WP# = V <sub>IH</sub>
				50	100	μA	$V_{CC} = V_{CC} Max$ $CE\# = RP\# = V_{CC} \pm$ 0.2 V
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1		0.2	8.0	μA	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or } GND$ $RP# = GND \pm 0.2 V$
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,5		20	55	mA	$\label{eq:cmos} \begin{array}{l} \textbf{CMOS INPUTS} \\ \textbf{V}_{CC} = \textbf{V}_{CC} \ \textbf{Max} \\ \textbf{CE\#} = \textbf{GND} \\ \textbf{f} = 10 \ \textbf{MHz} \\ \textbf{I}_{OUT} = 0 \ \textbf{mA} \\ \textbf{CMOS Inputs: GND} \pm \\ 0.2 \ \textbf{V} \ \textbf{or} \ \textbf{V}_{CC} \pm 0.2 \ \textbf{V} \end{array}$
				20	60	mA	$\label{eq:constraint} \begin{array}{l} \textbf{TTL INPUTS} \\ V_{CC} = V_{CC} \ Max \\ CE\# = V_{IL} \\ f = 10 \ MHz \\ I_{OUT} = 0 \ mA \\ TTL \ Inputs: \ V_{IL} \ or \ V_{IH} \end{array}$
I <sub>CCW</sub>	V <sub>CC</sub> Program Current	1,4			50	mA	Byte Prog. in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Erase Current	1,4			30	mA	Block Erase in Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1,2		5	10	mA	CE# = V <sub>IH</sub> Block Erase Suspend
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1			± 10	μA	$V_{PP} \leq V_{CC}$
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1			5.0	μA	RP# = GND ± 0.2 V
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1			200	μA	$V_{PP} > V_{CC}$
I <sub>PPW</sub>	V <sub>PP</sub> Program Current	1,4			20	mA	V <sub>PP</sub> = V <sub>PPH</sub> Byte Prog. in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	1,4			15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1			200	μA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase Suspended

26

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I <sub>RP#</sub>	RP# Boot Block Unlock Current	1,4			500	μA	RP# = V <sub>HH</sub>
I <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1,4			500	μA	$A_9 = V_{ID}$
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		10.8		13.2	V	
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5V	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC} Min$ $I_{OL} = 5.8 mA$
V <sub>OH</sub>	Output High Voltage (TTL)		2.4			V	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$
	Output High Voltage (CMOS)		0.85 V <sub>CC</sub>			V	$V_{CC} = V_{CC} Min$ $I_{OH} = -1.5 mA$
			V <sub>CC</sub> – 0.4V				$V_{CC} = V_{CC} Min$ $I_{OH} = -100 \ \mu A$
V <sub>PPLK</sub>	V <sub>PP</sub> Lock-Out Voltage	3	0.0		6.5	V	Complete Write Protection
V <sub>PPH</sub>	V <sub>PP</sub> (Program/ Erase Operations)	7	11.4	12.0	12.6	V	
V <sub>PPH</sub>	V <sub>PP</sub> (Program/ Erase Operations)	8	10.8	12.0	13.2	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	
V <sub>HH</sub>	RP# Unlock Voltage	8	10.8	12.0	13.2	V	Boot Block Unlock Voltage

#### 4.4 **DC Characteristics** (Continued)

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC}$  = 5.0 V,  $V_{PP}$  =12.0 V, T = +25 °C. These currents are valid for all product versions (packages and speeds).

2. I<sub>CCES</sub> is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.

3. Block erases and byte writes are inhibited when  $V_{PP} = V_{PPLK}$ , and not guaranteed in the range between  $V_{PPH}$  and  $V_{PPLK}$ .

4. Sampled, not 100% tested.

- 5. CMOS Inputs are either V<sub>CC</sub>  $\pm$  0.2 V or GND  $\pm$  0.2 V. TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
- 6.  $V_{CC} = 5.0 \text{ V} \pm 10\%$  for applications requiring 100,000 block erase cycles.
- 7.  $V_{PP}$  = 12.0 V ± 5% for applications requiring 100,000 block erase cycles.
- V<sub>PP</sub> = 12.0 V ± 10% for applications requiring wider V<sub>PP</sub> tolerances: Parameter blocks can sustain 10,000 block erase cycles; main blocks support up to 100 block erase cycles. Note that erase times are close to maximum spec limits when using this option.

## int<sub>el</sub>.



AC test inputs are driven at V<sub>OH</sub> (2.4 V<sub>TTL</sub>) for a logic "1" and V<sub>OL</sub> (0.45 V<sub>TTL</sub>) for a logic "0." Input timing begins at V<sub>IH</sub> (2.0 V<sub>TTL</sub>) and V<sub>IL</sub> (0.8 V<sub>TTL</sub>). Output timing ends at V<sub>IH</sub> and V<sub>IL</sub>.

#### Figure 10. Inputs and Measurement Points



Figure 11. Standard Test Configuration

			28F002	2BC-80	28F002	BC-120	
Symbol	Parameter	Notes		V <sub>CC</sub> = 5 V ± 10% 100 pF		V ± 10% ) pF	Units
			Min	Max	Min	Max	
t <sub>AVAV</sub>	Read Cycle Time		80		120		ns
t <sub>AVQV</sub>	Address to Output Delay			80		120	ns
t <sub>ELQV</sub>	CE# to Output Delay	2		80		120	ns
t <sub>PHQV</sub>	RP# to Output Delay			300		300	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		40		40	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	CE# to Output in High Z	3		30		30	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		0		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		30		30	ns
t <sub>OH</sub>	Output Hold from Address, CE#, or OE# Change, Whichever Occurs First	3	0		0		ns

### 4.5 AC Characteristics—Read-Only Operations<sup>(1)</sup>

NOTES:

1. See Inputs and Measurement Points (Figure 10).

2. OE# may be delayed up to  $t_{CE}$ — $t_{OE}$  after the falling edge of CE# without impact on  $t_{CE}$ .

3. Sampled, but not 100% tested.

4. See Standard Test Configuration (Figure 11).

#### 28F002BC

## intel®



Figure 12. AC Waveforms for Read Operations

			28F002	2BC-80	28F002	BC-120	
Symbol	Parameter	Notes		V ± 10% ) pF	V <sub>CC</sub> = 5 100	Units	
			Min	Max	Min	Max	
t <sub>AVAV</sub>	Write Cycle Time		80		120		ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low		215		215		ns
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		0		0		ns
t <sub>PHHWH</sub>	Boot Block Lock Setup to WE# Going High	6, 8	100		100		ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	5, 8	100		100		ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	3	50		50		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	4	50		50		ns
t <sub>WLWH</sub>	WE# Pulse Width		50		50		ns
t <sub>WHDX</sub>	Data Hold Time from WE# High	4	0		0		ns
t <sub>WHAX</sub>	Address Hold Time from WE# High	3	0		0		ns
t <sub>WHEH</sub>	CE# Hold Time from WE# High		0		0		ns

### 4.6 AC Characteristics—WE#-Controlled Write Operations<sup>(1)</sup>

Symbol			28F00	2BC-80	28F002	Units	
	Parameter	Notes		V ± 10% ) pF	V <sub>CC</sub> = 5 100		
			Min	Мах	Min	Max	
t <sub>WHWL</sub>	WE# Pulse Width High		20		20		ns
t <sub>WHQV1</sub>	Duration of Programming Operation	2, 5	6		6		μs
t <sub>WHQV2</sub>	Duration of Erase Operation (Boot)	2, 5, 6	0.3		0.3		s
t <sub>WHQV3</sub>	Duration of Erase Operation (Parameter)	2,5	0.3		0.3		S
t <sub>WHQV4</sub>	Duration of Erase Operation (Main)	2, 5	0.6		0.6		s
t <sub>QVVL</sub>	VPP Hold from Valid SRD	5, 8	0		0		ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	6, 8	0		0		ns
t <sub>PHBR</sub>	Boot Block Lock Delay	7, 8		100		100	ns

#### 4.6 AC Characteristics—WE#-Controlled Write Operations<sup>(1)</sup> (Continued)

NOTES:

1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC Characteristics—Read-Only Operations during read mode.

2. The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.

3. Refer to command definition table for valid  ${\rm A_{IN}}$ 

4. Refer to command definition table for valid  $D_{IN}$ .

5. Program/erase durations are measured to valid SRD data (successful operation, SR.7 = 1).

6. For boot block program/erase, RP# should be held at  $V_{HH}$  until operation completes successfully.

7. Time  $t_{\mbox{\scriptsize PHBR}}$  is required for successful relocking of the boot block.

8. Sampled, but not 100% tested.



Figure 13. AC Waveforms for Write and Erase Operations (WE#-Controlled Writes)

PRELIMINARY

			28F002	2BC-80	28F002	BC-120	
Symbol	Parameter	Notes		V ± 10% ) pF		V ± 10% ) pF	Units
			Min	Max	Min	Max	
t <sub>AVAV</sub>	Write Cycle Time		80		120		ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low		215		215		ns
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0		0		ns
t <sub>PHHEH</sub>	Boot Block Lock Setup to CE# Going High	6, 8	100		100		ns
t <sub>VPEH</sub>	VPP Setup to CE# Going High	5, 8	100		100		ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	3	50		50		ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	4	50		50		ns
t <sub>ELEH</sub>	CE# Pulse Width		50		50		ns
t <sub>EHDX</sub>	Data Hold Time from CE# High	4	0		0		ns
t <sub>EHAX</sub>	Address Hold Time from CE# High	3	0		0		ns
t <sub>EHWH</sub>	WE # Hold Time from CE# High		0		0		ns
t <sub>EHEL</sub>	CE# Pulse Width High		30		30		ns
t <sub>EHQV1</sub>	Duration of Programming Operation	2, 5	6		6		μs
t <sub>EHQV2</sub>	Duration of Erase Operation (Boot)	2, 5, 6	0.3		0.3		s
t <sub>EHQV3</sub>	Duration of Erase Operation (Parameter)	2, 5	0.3		0.3		S
t <sub>EHQV4</sub>	Duration of Erase Operation (Main)	2, 5	0.6		0.6		s
t <sub>QVVL</sub>	VPP Hold from Valid SRD	5, 8	0		0		ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	6, 8	0		0		ns
t <sub>PHBR</sub>	Boot Block Lock Delay	7, 8		100		100	ns

### 4.7 AC Characteristics—CE#-Controlled Write Operations<sup>(1, 9)</sup>

NOTES:

See AC Characteristics—WE#-Controlled Write Operations for notes 1 through 8.

 Chip-Enable controlled writes: write operations are driven by the valid combination of CE# and WE# in systems where CE# defines the write pulse-width (within a longer WE# timing waveform), all set-up, hold and inactive WE# times should be measured relative to the CE# waveform.



Figure 14. Alternate AC Waveforms for Write and Erase Operations (CE#—Controlled Writes)

### PRELIMINARY

#### 4.8 Erase and Program Timings

T<sub>A</sub> = +25 °C

	V <sub>PP</sub> = 12 V	V ± 10% <sup>(2)</sup>	V <sub>PP</sub> = 12	Units	
Parameter <sup>(1)</sup>	V <sub>CC</sub> = 5	V ± 10%	V <sub>CC</sub> = 5		
	Тур	Max	Тур	Max	
Boot/Parameter Block Erase Time	5.8	40	1.0	7	S
Main Block Erase Time	14	60	2.4	14	s
Main Block Write Time	6.0	20	1.2	4.2	S

NOTES:

1. All numbers are sampled, not 100% tested.

2. Erase times near max limits when the 10%  $V_{\text{PP}}$  option is used.

### 5.0 ORDERING INFORMATION



### 6.0 ADDITIONAL INFORMATION

Order Number	Document
290580	3 Volt Advanced Boot Block Flash Memory; 28F004/400B3, 28F008/800B3, 28F016/160B3, 28F320B3 datasheet
292161	AP-608 Implementing a Plug and Play BIOS Using Intel's Boot Block Flash Memory
292163	AP-610 Flash Memory In-System Code and Data Update Techniques
Note 3	AB-57 Boot Block Architecture for Safe Firmware Updates
Note 3	AP-363 Extended Flash BIOS Concepts for Portable Computers
Note 3	AP-604 Using Intel's Boot Block Flash Memory Parameter Blocks to Replace EEPROM
Note 3	28F002/200BX-T/B 2-Mbit Boot Block Flash Memory datasheet
Note 3	28F004/400BX-T/B 4-Mbit Boot Block Flash Memory datasheet
Note 3	28F002/200BV-T/B 2-Mbit SmartVoltage Flash Memory datasheet
Note 3	28F004/400BV-T/B 4-Mbit SmartVoltage Flash Memory datasheet

NOTES:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. Visit Intel's World Wide Web home page at http://www.intel.com for technical documentation and tools.

3. These documents can be located at the Intel World Wide Web support site, http://www.intel.com/support/flash/memory

## **APPENDIX A** WSM TRANSITION TABLE

#### Write State Machine Current/Next States

					Com	mand In	put (and	Next Sta	ite)		
Current State	SR.7	Data When Read	Read Array (FFH)	Program Setup (40H)	Erase Setup (20H)	Erase Confirm (D0H)	Erase Susp. (B0H)	Erase Resume (D0H)	Read Status (70H)	Clear Status (50H)	Read ID (90H)
Read Array	"1"	Array	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID
Program Setup	"1"	Status		Program (Command Input = Byte Program Data)							
Program* (Not Comp.)	"0"	Status		Program							
Program (Comp.)	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID
Erase Setup	"1"	Status	Erase Command Error Erase Cmd. Erase Erase Error			Erase Cmd. Erase			Erase	Comman	d Error
Erase Cmd. Error	"1"	Status	Read Array	Program Setup	Erase Setup		Read Arra	у	Read Status	Read Array	Read ID
Erase (Not Comp.)	"0"	Status		Era	ise		Erase Susp. to Status		Era	ase	
Erase (Comp.)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Arra	у	Read Status	Read Array	Read ID
Erase Suspend to Status	"1"	Status	Erase Susp. to Array	Erase Susp. to Array	Erase Susp. to Array	Erase	Erase Susp. to Array	Erase	Erase Susp. to Status	Erase Susp. to Array	Erase Susp. to Array
Erase Suspend to Array	"1"	Array	Erase Susp. to Array	Erase Susp. to Array	Erase Susp. to Array	Erase	Erase Susp. to Array	Erase	Erase Susp. to Status	Erase Susp. to Array	Erase Susp. to Array
Read Status	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID
Read Identifier	"1"	ID	Read Array	Program Setup	Erase Setup		Read Arra	у	Read Status	Read Array	Read ID

NOTE:

You cannot program "1"s to the flash. Writing FFH after the Program Setup command will initiate the program algorithm of the WSM machine. The WSM will attempt the program, realize you are trying to program "1"s, and exit to read status mode without changing memory contents. No error is returned. Writing another FFH while in read status mode will return the flash to Read Array.