

DUAL RETRIGGERABLE RESETTABLE MULTIVIBRATOR

DESCRIPTION — Each half of the '123 features retriggerable capability, complementary dc level triggering and overriding Direct Clear. When a circuit is in the quasi-stable (delay) state, another trigger applied to the inputs (per the Truth Table) will cause the delay period to start again, without disturbing the outputs. By repeating this process, the output pulse period (Q HIGH, \overline{Q} LOW) can be made as long as desired. Alternatively, a delay period can be terminated at any time by a LOW signal on \overline{C}_D , which also inhibits triggering. An internal connection from \overline{C}_D to the input gate makes it possible to trigger the circuit by a positive-going signal on \overline{C}_D , as shown in the Truth Table. For timing capacitor values greater than 1000 pF, the output pulse width is defined as follows.

 $t_{w}=0.28\;R_{X}C_{X}\;(1.0\,+\,0.7/R_{X}) \label{eq:tw}$ Where t_{w} is in ns, Rx is in $k\Omega$ and C_{X} is in pF.

ORDERING CODE: See Section 9

·····		COMMERCIAL GRADE	MILITARY GRADE		
PKGS	PIN OUT	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	PKG TYPE	
Plastic DIP (P)	A	74123PC		9B	
Ceramic DIP (D)	A	74123DC	54123DM	6B	
Flatpak (F)	A	74123FC	54123FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
Ā1, Ā2	Trigger Inputs (Active Falling Edge)	1.0/1.0
B1, B2	Trigger Inputs (Active Rising Edge)	1.0/1.0
CD1, CD2	Direct Clear Inputs (Active LOW)	2.0/2.0
Q1, Q2	Positive Pulse Output	20/10
Q1, Q2	Negative Pulse Output	20/10



PULSE WIDTH vs Rx AND Cx





104



Fig. a.

<u>123</u>

SYMBOL	PARAMETER	54	54/74		CONDITIONS	
		Min	Мах	UNITS	CONDITIONS	
los	Output Short Circuit Current	-10	-40	mA	Vcc = Max	
lcc	Power Supply Current		66	mA	V _{CC} = Max	
AC CHARACTERISTICS: V _{CC} = +5.0 V, SYMBOL PARAMETER		= +25° C (See Section 3 for 54/74 CL = 15 pF RL = 400 Ω		UNITS	and load configurations)	
		Min	400 12 Max	-		
tpLH	Propagation Delay B to Q	-	28	ns		
tPLH	Propagation Delay Ā to Q		33	ns	$C_X = 0 pF, R_X = 5 k\Omega$	
tPHL	Propagation Delay B to Q		36	ns	Fig. 3-1, Fig. a	
tPHL	Propagation Delay Ā to Q		40	ns		
tplH	Propagation Delay \overline{C}_{Dn} to \overline{Q}		40	ns	Cx = 0 pF, Rx = 5 kΩ Figs. 3-1, 3-10	
tPHL	Propagation Delay Con to Q		27	ns		
tw(min)	Pulse Width with Zero Timing Capacitor		65	ns	$C_X = 0 \text{ pF}, R_X = 5 \text{ k}\Omega$ Fig. 3-1, Fig. a	
tw	Pulse Width with External Timing Components	2.76	3.37	μs	Cx = 1000 pF, Rx = 10 ks Fig. 3-1, Fig. a	
	ATING REQUIREMENTS: V _{CC} = -	+5.0 V, T _A = +2	25° C			
	PARAMETER		54/74			
SYMBOL	PARAMEIER	Min	Мах		CONDITIONS	

SYMBOL	PARAMETER	5	34/74		CONDITIONS	
0		Min	Max	UNITS	CONDITIONO	
tw	Trigger Pulse Width	40		ns		
Rx	External Timing Resistor XC	5.0 5.0	50 25	kΩ	Over Operating Temperature Range	
Cx	External Timing Capacitor	No Res	strictions	pF		