

FUNCTIONAL DESCRIPTION — Operation is synchronous (except for Master Reset) and state changes are initiated by the rising edge of either clock input if the other clock input is LOW. When one of the clock inputs is used as an active HIGH clock inhibit, it should attain the HIGH state while the other clock is still in the HIGH state following the previous operation. When the Parallel Enable (\overrightarrow{PE}) input is LOW, data is loaded into the register from the Parallel Data ($P_0 - P_7$) inputs on the next rising edge of the clock. When \overrightarrow{PE} is HIGH, information is shifted from the Serial Data (D_S) input to Q_0 and all data in the register is shifted one bit position (i.e., $Q_0 \rightarrow Q_1$, $Q_1 \rightarrow Q_2$, etc.) on the rising edge of the clock.



MODE SELECT TABLE

*The HIGH signal on one CP input must be established

while the other CP input is HIGH.

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

x – immateriai



166

166

SYMBOL	PARAMETER	54/74			CONDITIONS
		Min	Max		
lcc	Power Supply Current		127	mA	$V_{CC} = Max, CP_1 = \D_S = 4.5 VCP_2, MR, PE, P_n = Gnd$

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

	PARAMETER	54/74 CL = 15 pF RL = 400 Ω		UNITS	CONDITIONS
SYMBOL					
		Min Max	1		
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CPn to Q7		26 30	ns	
tphl	Propagation Delay MR to Q ₇		35	ns	Figs. 3-1, 3-16

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		Min	Max		
ts (H) ts (L)	Setup Time HIGH or LOW Ds or Pn to CPn	20 20		ns	
t _h (H) է _h (L)	Hold Time HIGH or LOW Ds or Pn to CPn	0 0		ns Fig. 3-6 ns ns	
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CPn	30 30			
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CPn	0 0			1
t _w (H)	CPn Pulse Width HIGH	20	_	ns	Fig. 3-8
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-16