


# 54/74193

## 54LS/74LS193


### UP/DOWN BINARY COUNTER

(With Separate Up/down Clocks)

#### CONNECTION DIAGRAM PINOUT A



#### LOGIC SYMBOL



VCC = Pin 16  
GND = Pin 8



**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		VCC = +5.0 V $\pm$ 5%, TA = 0°C to +70°C	VCC = +5.0 V $\pm$ 10%, TA = -55°C to +125°C	
Plastic DIP (P)	A	74193PC, 74LS193PC		9B
Ceramic DIP (D)	A	74193DC, 74LS193DC	54193DM, 54LS193DM	6B
Flatpak (F)	A	74193FC, 74LS193FC	54193FM, 54LS193FM	4L

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CPU	Count Up Clock Input (Active Rising Edge)	1.0/1.0	0.5/0.25
CPD	Count Down Clock Input (Active Rising Edge)	1.0/1.0	0.5/0.25
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	0.5/0.25
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25
P0 — P3	Parallel Data Inputs	1.0/1.0	0.5/0.25
Q0 — Q3	Flip-flop Outputs	20/10	10/5.0 (2.5)
TCD	Terminal Count Down (Borrow) Output (Active LOW)	20/10	10/5.0 (2.5)
TCu	Terminal Count Up (Carry) Output (Active LOW)	20/10	10/5.0 (2.5)

MODE SELECT TABLE

MR	$\overline{PL}$	$CP_U$	$CP_D$	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H		H	Count Up
L	H	H		Count Down

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = High Impedance

STATE DIAGRAM



LOGIC EQUATIONS  
FOR TERMINAL COUNT

$$\overline{TC}_U = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot \overline{CP}_U$$
$$\overline{TC}_D = \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot \overline{CP}_D$$

LOGIC DIAGRAM

