

	(Active Rising Edge)		
CPD	Count Down Clock Input	1.0/1.0	0.5/0.25
	(Active Rising Edge)		
MR	Asynchronous Master Reset Input	1.0/1.0	0.5/0.25
	(Active HIGH)		
PL	Asynchronous Parallel Load Input	1.0/1.0	0.5/0.25
	(Active LOW)		
$\begin{array}{c} P_0 - P_3 \\ Q_0 - Q_3 \end{array}$	Parallel Data Inputs	1.0/1.0	0.5/0.25
$Q_0 - Q_3$	Flip-flop Outputs	20/10	10/5.0
			(2.5)
TCD	Terminal Count Down (Borrow) Output	20/10	10/5.0
	(Active LOW)		(2.5)
TCU	Terminal Count Up (Carry) Output	20/10	10/5.0
	(Active LOW)		(2.5)

## MODE SELECT TABLE

MR	PL CPU CPD			MODE			
н	Х	Х	x	Reset (Asyn.)			
L	L	X	X	Preset (Asyn.)			
L	н	н	н	No Change			
L	н	1	н	Count Up			
L	н	н	1	Count Down			

H = HIGH Voltage LevelL = LOW Voltage LevelX = ImmaterialZ = High Impedance





## LOGIC EQUATIONS FOR TERMINAL COUNT

ΤCυ	=	Q <sub>0</sub>	٠	Q1	٠	Q2	٠	$Q_3$	•	CΡυ
TCD	=	$\overline{\mathbf{Q}}_{0}$	•	$\overline{Q}_1$	•	$\overline{Q}_2$	•	Q3	•	CPD

## LOGIC DIAGRAM

