National Semiconductor

5442A/DM5442A/DM7442A **BCD to Decimal Decoders**

General Description

These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10-15) input conditions.

Features

- Diode clamped inputs
- Also for application as 4-line-to-16-line decoders; 3-lineto-8-line decoders
- All outputs are high for invalid input conditions
- Typical power dissipation 140 mW
- Typical propagation delay 17 ns
- Alternate Military/Aerospace device (5442A) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6516-1

Order Number 5442ADMQB, 5442AFMQB, DM5442AJ, DM5442AW or DM7442AN See NS Package Number J16A, N16E or W16A

Function Table

No.	BCD Input			Decimal Output										
	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	н	н	н	н	н	н	н	н	н
1	L	L	L	н	н	L	н	н	н	н	Н	н	н	н
2 3	L	L	н	L	н	н	L	н	н	н	н	н	н	н
	L	L	Н	н	н	Н	н	L	н	н	н	Н	Н	н
4	L	н	L	L	н	н	Н	н	L	H	н	H	Н	н
5	L	Н	L	н	н	н	н	н	Н	L	н	н	н	н
6 7	L	н	н	L	н	н	н	н	н	н	L	н	н	н
	L	Н	н	Н	н	н	н	н	н	н	н	L	н	н
8	н	L	L	L	н	н	н	н	н	н	н	н	L	н
9	н	L	L	н	н	Н	н	Н	Н	н	н	н	н	L
1	н	L	н	L	н	н	н	н	Н	Н	Н	н	н	н
N	н	L	Н	н	н	н	н	н	н	н	н	н	н	н
V	н	н	L	L	н	н	н	н	н	н	н	н	н	н
A	н	н	L	н	н	н	н	н	н	н	н	н	н	н
L	н	н	н	L	н	н	н	Н	н	н	н	н	н	н
	н	н	н	н	н	н	н	н	н	н	н	н	н	н
D														
H = Hig	h Leve	əl												

L = Low Level

42A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54 and 54	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5442A			DM7442A		Units
Cymbol	i arameter	Min	Nom	Max	Min	Nom	Max	Onito
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.8			0.8	v
ЮН	High Level Output Current			-0.8			-0.8	mA
IOL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditio	Conditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -$	12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} =$ $V_{IH} = Min, V_{IL} = I$			0.2	0.4	v
ų	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 1$	5.5V			1	mA
Ц _Н	High Level Input Current	$V_{CC} = Max, V_I = 1$	2.4V			40	μΑ
կլ	Low Level Input Current	Low Level Input Current $V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 2)	DM74	-18		-55	
lcc	Supply Current	V _{CC} = Max	DM54		28	41	mA
		(Note 3)	DM74		28		

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Symbol	Parameter	Conditions	Min	Max	Units
^t ₽HL	Propagation Delay Time High to Low Level Output from A, B, C or D through 2 Levels of Logic	$C_L = 15 pF$ $R_L = 400 \Omega$		25	ns
^t PHL	Propagation Delay Time High to Low Level Output from A, B, C or D through 3 Levels of Logic			30	ns
^t PLH	Propagation Delay Time Low to High Level Output from A, B, C or D through 2 Levels of Logic			25	ns
^t PLH	Propagation Delay Time Low to High Level Output from A, B, C or D through 3 Levels of Logic			30	ns

Logic Diagram



TI/F/6516-2

42A