54/7489 54LS/74LS89

64-BIT RANDOM ACCESS MEMORY

(With Open-Collector Outputs)


DESCRIPTION — The '89 a high speed, low power 64-bit Random Access Memory organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading, and addresses are fully decoded on-chip. Outputs are open-collector type and are in the off (HIGH) state when both the Chip Select (CS) and Write Enable (WE) are HIGH. For all other combinations of CS and WE the outputs are active, presenting the complement of either the stored data (READ mode) or the information present on the D inputs.

- OPEN-COLLECTOR OUTPUTS FOR WIRED-AND APPLICATIONS
- BUFFERED INPUTS MINIMIZE LOADING
- ADDRESS DECODING ON-CHIP
- DIODE CLAMPED INPUTS MINIMIZE RINGING


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} +125^{\circ}\text{C}$		
Plastic DIP (P)	Α	7489PC, 74LS89PC		9B	
Ceramic DIP (D)	Α	7489DC, 74LS89DC	5489DM, 54LS89DM	7B	
Flatpak (F)	Α	7489FC, 74LS89FC	5489FM, 54LS89FM	4L	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 16 GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
A ₀ — A ₃	Address Inputs	1.0/1.0	0.5/0.013	
A ₀ — A ₃ CS WE	Chip Select Input (Active LOW)	1.0/1.0	0.5/0.013	
WE	Write Enable Input (Active LOW)	1.0/1.0	0.5/0.013	
D1 — D4 Ō1 — Ō4	Data Inputs	1.0/1.0	0.5/0.013	
$\overline{O}_1 - \overline{O}_4$	Inverted Data Outputs	OC*/7.5	OC*/10	
	· ·		(5.0)	


*OC - Open Collector

FUNCTION TABLE

INPUTS		OPERATION	CONDITION OF OUTPUTS			
cs	WE	0, 2,				
L	J I	Write Read	Complement of Data Inputs Complement of Selected Word			
H	Η	Inhibit Entry Hold	Undetermined (Off) HIGH			

H = HIGH Voltage Level L = LOW Voltage Level

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS
	T ANAMETER	Min Max	Min Max		
Іон	Output HIGH Current	20	20	μΑ	V _{CC} = Min, V _{OH} = 5.5 V
VoL	Output LOW Voltage XM, XC XC	0.4 0.45		٧	I _{OL} = 12 mA I _{OL} = 16 mA
			0.4 0.5	٧	IOL = 8.0 mA IOL = 16 mA
Icc	Power Supply Current	105	40	mA	V _{CC} = Min, \overline{CS} = Gnd
Co	Off-State Output Capacitano	e 4.0*	4.0*	pF	V _O = 2.4 V, f = 1 MHz

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

		54/74	54/74LS	UNITS	CONDITIONS
SYMBOL	PARAMETER		$C_L = 15 pF$ $R_L = 2 k\Omega$		
		Min Max	Min Max		
tPLH tPHL	Propagation Delay CS to On	50 50	10* 10*	ns	Figs. 3-2, 3-5 '89 has 600 Ω to Gnd
tPLH tPHL	Propagation Delay A _n to O _n	60 60	37* 37*	ns	Figs. 3-2, 3-20 '89 has 600 Ω to Gnd
trec	Recovery Time WE to On	70	30°	ns	Figs. 3-2, 3-4, 3-5 '89 has 600 Ω to Gnd

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS
	TANAME IEN	Min Max	Min Max	0.11.10	
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to WE	40 40	25* 25*	ns	Fig. 3-13
t _s (H) t _s (L)	Setup Time HIGH or LOW An to WE	0	10* 10*	ns	Fig. 3-21
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n or A _n to WE	5.0 5.0	0. 0.	ns	Figs. 3-13, 3-21
t _w (L)	WE Pulse Width LOW	40	25*	ns	Fig. 3-21

^{*}Typical Value