CONNECTION DIAGRAM PINOUT A

16 Vcc

15 S3

14 S2

13 MR

12 EY

11 CE

10 Ez

9 CP

S1 1

S4 2

S5 3

S0 4

Oz 5

0_Ү [6 ТС [7

GND 8

54/7497

SYNCHRONOUS MODULO-64 BIT RATE MULTIPLIER

DESCRIPTION — The '97 contains a synchronous 6-stage binary counter and six decoding gates that serve to gate the clock through to the output at a sub-multiple of the input frequency. The output pulse rate, relative to the clock frequency, is determined by signals applied to the Select (S₀ — S₅) inputs. Both true and complement outputs are available, along with an enable input for each. A Count Enable input and a Terminal Count output are provided for cascading two or more packages. An asynchronous Master Reset input prevents counting and resets the counter.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ОЛТ	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ T _A = -55°C to +125°C	TYPE
Plastic DIP (P)	A	7497PC		9B
Ceramic DIP (D)	A	7497DC	5497DM	7B
Flatpak (F)	A	7497FC	5497FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
S0 - S5	Rate Select Inputs	1.0/1.0
Ēz	Oz Enable Input (Active LOW)	1.0/1.0
E _Y CE	Oy Enable Input	1.0/1.0
CE	Count Enable Input (Active LOW)	1.0/1.0
CP	Clock Pulse Input (Active Rising Edge)	2.0/2.0
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0
Ōz	Gated Clock Output (Active LOW)	10/10
Ov	Complement Output (Active HIGH)	10/10
Oy TC	Terminal Count Output (Active LOW)	10/10
	LOGIC SYMBOL	
	4 1 14 15 2 3	
	10 — O Ez	тс о— 7 Vcc = Ріп 16 Gnd = Ріп 8
	12 Ev MR Oz Ov	



FUNCTIONAL DESCRIPTION — The '97 contains six JK flip-flops connected as a synchronous modulo-64 binary counter. A LOW signal on the Count Enable (\overline{CE}) input permits counting, with all state changes initiated simultaneously by the rising edge of the clock. When the count reaches maximum (63), with all QS HIGH, the Terminal Count (\overline{TC}) output will be LOW if \overline{CE} is LOW. A HIGH signal on Master Reset (MR) resets the flip-flops and prevents counting, although output pulses can still occur if the clock is running, \overline{Ez} is LOW and S5 is HIGH.

The flip-flop outputs are decoded by a 6-wide AND-OR-INVERT gate. Each AND gate also contains the buffered and inverted CP and Z-enable ($\overline{E_2}$) functions, as well as one of the Select ($S_0 - S_5$) inputs. The Z output, $\overline{O_2}$ is normally HIGH and goes LOW when CP and $\overline{E_2}$ are LOW and any of the AND gates has its other inputs HIGH. The AND gates are enabled by the counter at different times and different rates relative to the clock. For example, the gate to which S₅ is connected is enabled during every other clock period, assuming S₅ is HIGH. Thus, during one complete cycle of the counter (64 clocks) the S₅ gate is enabled 32 times and can therefore gate 32 clocks per cycle to the output. The S₄ gate is enabled 16 times per cycle, the S₃ gate 8 times per cycle, etc. The output pulse rate thus depends on the clock rate and which of the S₀ - S₅ inputs is HIGH.

> $f_{out} = \underline{m} \bullet f_{in}$ 64 Where: $m = S_5 \bullet 2^5 + S_4 \bullet 2^4 + S_3 \bullet 2^3 + S_2 \bullet 2^2 + S_1 \bullet 2^1 + S_0 \bullet 2^0$

Thus by appropriate choice of signals applied to the $S_0 - S_5$ inputs, the output pulse rate can range from 1/64 to 63/64 of the clock rate, as suggested in the Rate Select Table. There is no output pulse when the counter is in the "all ones" condition. When m is 1, 2, 4, 8, 16 or 32, the output pulses are evenly spaced, assuming that the clock frequency is constant. For any other value of m the output pulses are not evenly spaced, since the pulse train is formed by interleaving pulses passed by two or more of the AND gates. The Pulse Pattern Table indicates the output pattern for several values of m. In each row, a one means that the Oz output will be HIGH during that entire clock period, while a zero means that \overline{Oz} will be LOW when the clock is LOW in that period. The first column in the output field coincides with the "all zeroes" condition of the counter, while the last column represents the "all ones" condition. The pulse pattern for any particular value of m can be deduced by factoring it into the sum of appropriate powers of two (e.g. 19 = 16 + 2 + 1) and combining the pulses (i.e., the zeroes) shown for each for the relevant powers of two (e.g., for m = 16, 2 and 1).

The Y output O_Y is the complement of \overline{O}_z and is thus normally LOW. A LOW signal on the Y-enable input, E_Y, disables O_Y. To expand the multiplier to 12-bit rate select, two packages can be cascaded as shown in *Figure a*. Both circuits operate from the basic clock, with the TC output of the first acting to enable both counting and the output pulses of the second package. Thus the second counter advances at only 1/64 the rate of the first and a full cycle.of the two counters combined requires 4096 clocks. Each rate select input of the first package has 64 times the weight of its counterpart in the second package.

$$f_{out} = \frac{m_1 + m_2}{64 \bullet 64} \bullet f_{in}$$

Where: $m_1 = S_5 \cdot 2^{11} + S_4 \cdot 2^{10} + S_3 \cdot 2^9 + S_2 \cdot 2^8 + S_1 \cdot 2^7 + S_0 \cdot 2^6$ (first package) $m_2 = S_5 \cdot 2^5 + S_4 \cdot 2^4 + S_3 \cdot 2^3 + S_2 \cdot 2^2 + S_1 \cdot 2^1 + S_0 \cdot 2^0$ (second package)

Combined output pulses are obtained in *Figure* a by letting the Z output of the first circuit act as the Y-enable function for the second, with the interleaved pulses obtained from the Y output of the second package being opposite in phase to the clock.



MODE AND RATE SELECT TABLE (Note 1)

			11	NPUT	rs						OUT	PUT	S		
MR	ĈĒ	Ēz	S5	S4	S3	S ₂	S1	So	CLOCK PULSES	Εy	Oy	ōz	TC	NOTES	
н	х	Н	х	X	x	х	х	х	х	н	L	Н	Н	2	
	L	L	L	L	L	L	L	L	64	н	L	H	1	3	
L	L	L	L	L	L	L	L	н	64	н	1	1	1	3	
L	L	L	L	L	L	L	н	L	64	н	2	2	1	3	
L	L	L	L	L	L	н	L	L	64	н	4	4	1	3	
	L	L	L	L	н	L	L	L	64	н	8	8	1	3	
L	L	L	L	н	L	L	L	L	64	н	16	16	1	3	
L	L	L	н	L	L	L	L	L	64	н	32	32	1	3	
	L	L	н	н	н	н	н	н	64	н	63	63	1	3	
L	L	L	н	н	н	н	н	н	64	L	н	63	1	4	
L	L	L	н	L	н	L	L	L	64	н	40	40	1	5	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

NOTES:

1. Numerals indicate number of pulses per cycle.

2. This is a simplified illustration of the clear function. CP and $\vec{E}z$ also affect the logic level of O_Y and $\vec{O}z$. A LOW signal on Ey will cause Oy to remain HIGH.

3. Each rate illustrated assumes $S_0 - S_5$ are constant throughout the cycle; however, these illustrations in no way prohibit variable-rate operation.
Ey is used to inhibit output Y.

5. $f_{out} = m \cdot \frac{f_{in}}{64} = \frac{(32 + 8)}{64} \frac{f_{in}}{64} = 0.625 f_{in}$

PULSE PATTERN TABLE

m	OUTPUT PULSE PATTERN AT \overline{O}_{Z}
1	111111111111111111111111111111011111111
2	111111111111111101111111111111111111111
3	111111111111111101111111111111110111111
4	111111101111111111111110111111111111111
5	111111101111111111111111011111110111111
6	111111101111110111111101111111111111111
8	1110111111011111110111111101111111011111
10	1110111111011101110111111101111111011111
12	11101110111011111110111011101111111101110111011101111
14	111011101110111011101110111011111110011100110000
16	101110111011101110111011101110111011101110111011101110111011101110111011
20	10111010101110111011101010111011101110111010
24	1010101110101011110101011110101011101010
28	1010101010101010111010101010101010101010
32	010101
<u> </u>	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 54/74 SYMBOL UNITS PARAMETER Min Max

		÷	
Ios Output Short Circuit Current -18	-55	mA	V _{CC} = Max
Icc Power Supply Current	120	mA	V _{CC} = Max All Inputs = 4.5 V

CONDITIONS

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

-		54	4/74			
SYMBOL	PARAMETER	-	= 15 pF = 400 Ω	UNITS	CONDITIONS	
		Min	Мах	1		
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay Ez to Oz		18 23	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay Ez to Oy		30 33	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay Ey to Oy		14 10	ns		
tPLH tPHL	Propagation Delay S_n to O_Y		23 23	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay S_n to O_Z		14 14	ns	Figs. 3-1, 3-4	
tPLH tPHL	Propagation Delay CP to Oy		39 30	ns		
tPLH tPHL	Propagation Delay CP to Ōz		18 26	ns	Figs. 3-1, 3-5	
tplh tphl	Propagation Delay CP to TC		30 33	ns	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CE to TC		20 21	ns	Figs. 3-1, 3-5	
tPLH	Propagation Delay MR to O _Y		36	ns	Figs. 3-1, 3-16	
t _{PHL}	Propagation Delay MR to Oz		23	ns		

97

SYMBOL	PARAMETER		54/74	UNITS	CONDITIONS
		Min	Мах	00	
ts (L)	Setup Time LOW CE to CP Rising	25		ns	Fig. b
t _h (L)	Hold Time LOW CE to CP Rising	0	t _w CP -10	ns	
t _s (L)	Setup Time LOW CE to CP Falling	0	t _w CP -10	ns	Fig. c
t _h (L)	Hold Time LOW CE to CP Falling	20	T -10	ns	
t _{inh} (H)	Inhibit Time HIGH CE to CP Falling	10		ns	Fig. b
tw (H)	CP Pulse Width HIGH	20		ns	Fig. 3-8
t _w (H)	MR Pulse Width HIGH	15		ns	Fig. 3-16







Fig. c