

54ABT646 Octal Transceivers and Registers with TRI-STATE® Outputs

General Description

The 'ABT646 consists of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control $\overline{\text{OE}}$ and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control $\overline{\text{OE}}$ is Active LOW. In the isolation mode (control $\overline{\text{OE}}$ HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- A and B output sink capability of 48 mA, source capability of 24 mA
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Standard Microcircuit Drawing (SMD) 5962-9457701

Ordering Code

| Military | Package Number | Package Description |
|---------------|----------------|---|
| 54ABT646J-QML | J24A | 24-Lead Ceramic Dual-In-Line |
| 54ABT646W-QML | W24C | 24-Lead Cerpack |
| 54ABT646E-QML | E28A | 28-Lead Ceramic Leadless Chip Carrier, Type C |


TRI-STATE® is a registered trademark of National Semiconductor Corporation

Connection Diagrams





Pin Assignment for LCC



Pin Descriptions

| Pin | Description |
|--------------------------------|-------------------------|
| Names | 2000p0 |
| A ₀ -A ₇ | Data Register A Inputs/ |
| | TRI-STATE Outputs |
| B ₀ -B ₇ | Data Register B Inputs/ |
| | TRI-STATE Outputs |
| CPAB, | Clock Pulse Inputs |
| СРВА | |
| SAB, SBA | Select Inputs |
| ŌĒ | Output Enable Input |
| DIR | Direction Control Input |

Connection Diagrams (Continued)




FIGURE 1.




FIGURE 2.






FIGURE 3.



| Inputs | | | | | | Data I/O | | Function | |
|--------|-----|--------|--------|-----|-----|--------------------------------|--------------------------------|--|--|
| | | | | | | (Note 1) | | 1 unction | |
| ŌĒ | DIR | CPAB | CPBA | SAB | SBA | A ₀ -A ₇ | B ₀ -B ₇ | | |
| Н | Х | H or L | H or L | Χ | Χ | | | Isolation | |
| Н | Χ | ~ | X | Χ | Χ | Input | Input | Clock A _n Data into A Register | |
| Н | Χ | Χ | ~ | X | Χ | | | Clock B _n Data into B Register | |
| L | Н | Х | Х | L | Х | | | A _n to B _n —Real Time (Transparent Mode) | |
| L | Н | ~ | X | L | Χ | Input | Output | Clock A _n Data into A Register | |
| L | Н | H or L | X | Н | Χ | | | A Register to B _n (Stored Mode) | |
| L | Н | ~ | X | Н | Χ | | | Clock A _n Data into A Register and Output to B _n | |
| L | L | Х | Х | Х | L | | | B _n to A _n —Real Time (Transparent Mode) | |
| L | L | X | ~ | Χ | L | Output | Input | Clock B _n Data into B Register | |
| L | L | Χ | H or L | Х | Н | | | B Register to A _n (Stored Mode) | |
| L | L | Χ | ~ | Χ | Н | | | Clock B _n Data into B Register and Output to A _n | |

H = HIGH Voltage Level L = LOW Voltage Level

Note 1: The data output functions may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.



Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias

Ceramic

-55°C to +175°C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 3) -0.5V to +7.0VInput Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disable or

-0.5V to +5.5V Power-Off State in the HIGH State –0.5V to $\ensuremath{V_{\text{CC}}}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA Over Voltage Latchup (I/O)

10V

Recommended Operating Conditions

Free Air Ambient Temperature

-55°C to +125°C Military

Supply Voltage

Military +4.5V to +5.5V Minimum Input Edge Rate $(\Delta V/\Delta t)$ Data Input 50 mV/ns Enable Input 20 mV/ns Clock Input 100 mV/ns

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

| Symbol | bol Parameter | | ABT646 | | Units | V _{cc} | Conditions | |
|------------------------------------|--|------------|--------|----------|--------|-----------------|--|--|
| | | Min | Тур | Max | | | | |
| V _{IH} | Input HIGH Voltage | 2.0 | | | V | | Recognized HIGH Signal | |
| V _{IL} | Input LOW Voltage | | | 0.8 | V | | Recognized LOW Signal | |
| V _{CD} | Input Clamp Diode Voltage | | | -1.2 | V | Min | I _{IN} = -18 mA (Non I/O Pins) | |
| V _{OH} | Output HIGH 54ABT Voltage 54ABT | 2.5 2.0 | | | V | Min | $I_{OH} = -3 \text{ mA}, (A_n, B_n)$ $I_{OH} = -24 \text{ mA}, (A_n, B_n)$ | |
| V _{OL} | Output LOW 54ABT Voltage | | | 0.55 | V | Min | $I_{OL} = 48 \text{ mA}, (A_n, B_n)$ | |
| V _{ID} | Input Leakage Test | 4.75 | | | V | 0.0 | I _{ID} = 1.9 μA, (Non-I/O Pins) All Other Pins Grounded | |
| I _{IH} | Input HIGH Current | | | 5 5 | μА | Max | V_{IN} = 2.7V (Non-I/O Pins) (Note 5) V_{IN} = V_{CC} (Non-I/O Pins) | |
| BVI | Input HIGH Current Breakdown Test | | | 7 | μΑ | Max | V _{IN} = 7.0V (Non-I/O Pins) | |
| BVIT | Input HIGH Current Breakdown Test (I/O) | | | 100 | μΑ | Max | $V_{IN} = 5.5V (A_n, B_n)$ | |
| I _{IL} | Input LOW Current | | | -5 -5 | μΑ | Max | V _{IN} = 0.5V (Non-I/O Pins) (Note 5) V _{IN} = 0.0V (Non-I/O Pins) | |
| I _{IH} + I _{OZH} | Output Leakage Current | | | 50 | μA | 0V-5.5V | $V_{OUT} = 2.7V (A_n, B_n); \overline{OE} = 2.0V$ | |
| IL + IOZL | Output Leakage Current | | | -50 | μA | 0V-5.5V | $V_{OUT} = 0.5V (A_n, B_n); \overline{OE} = 2.0V$ | |
| os | Output Short-Circuit Current | -100 | | -275 | mA | Max | $V_{OUT} = 0V (A_n, B_n)$ | |
| CEX | Output HIGH Leakage Current | | | 50 | μA | Max | $V_{OUT} = V_{CC} (A_p, B_p)$ | |
| ZZ | Bus Drainage Test | | | 100 | μΑ | 0.0V | $V_{OUT} = 5.5V (A_n, B_n);$ All Others GND | |
| ССН | Power Supply Current | | | 250 | μA | Max | All Outputs HIGH | |
| CCL | Power Supply Current | | | 30 | mA | Max | All Outputs LOW | |
| CCZ | Power Supply Current | | | 50 | μΑ | Max | Outputs TRI-STATE; All Others GND | |
| сст | Additional I _{CC} /Input | | | 2.5 | mA | Max | $V_I = V_{CC} - 2.1V$ All Other Outputs at V_{CC} or GND | |
| CCD | Dynamic I _{CC} No Load (Note 5) | | | 0.18 | mA/MHz | Max | Outputs Open OE and DIR = GND, Non-I/O = GND or V _{CC} (Note 4) One Bit toggling, 50% duty cycle | |

DC Electrical Characteristics (Continued)

Note 4: For 8-bit toggling, $I_{\rm CCD}$ < 1.4 mA/MHz.

Note 5: Guaranteed but not tested.

AC Electrical Characteristics

| | | | ABT | | Fig. |
|------------------|--|---------------------|-------------|-------|-----------|
| | | , | C to +125°C | | |
| Symbol | Parameter | V _{CC} = 4 | .5V-5.5V | Units | No. |
| | | C _L = | 50 pF | | I |
| | | Min | Max | | |
| f _{max} | Max Clock Frequency | 125 | | MHz | |
| t _{PLH} | Propagation Delay | 2.2 | 8.8 | ns | Figure 8 |
| t _{PHL} | Clock to Bus | 1.7 | 8.8 | | |
| t _{PLH} | Propagation Delay | 1.5 | 7.9 | ns | Figure 8 |
| t _{PHL} | Bus to Bus | 1.5 | 7.9 | | |
| t _{PLH} | Propagation Delay | 1.5 | 8.1 | ns | Figure 8 |
| t _{PHL} | SBA or SAB to A _n to B _n | 1.5 | 8.9 | | |
| t _{PZH} | Enable Time | 1.0 | 7.3 | ns | Figure 10 |
| t _{PZL} | OE to A _n or B _n | 1.9 | 8.8 | | |
| t _{PHZ} | Disable Time | 1.5 | 9.3 | ns | Figure 10 |
| t _{PLZ} | OE to A _n or B _n | 1.5 | 9.3 | | |
| t _{PZH} | Enable Time | 1.0 | 7.7 | ns | Figure 10 |
| t _{PZL} | DIR to A _n or B _n | 2.2 | 9.5 | | |
| t _{PHZ} | Disable Time | 1.5 | 8.7 | ns | Figure 10 |
| t _{PLZ} | DIR to A _n or B _n | 1.5 | 9.2 | | |

AC Operating Requirements


| Symbol | Parameter | $T_A = -55^{\circ}$ $V_{CC} = 4$ | ABT C to +125°C .5V-5.5V 50 pF | Units | Fig. No. | |
|--------------------|---------------------|----------------------------------|---|-------|-------------|--|
| | | Min | Max | | | |
| t _S (H) | Setup Time, HIGH | 3.5 | | ns | Figure 11 | |
| t _S (L) | or LOW Bus to Clock | | | | | |
| t _H (H) | Hold Time, HIGH | 1.0 | | ns | Figure 11 | |
| t _H (L) | or LOW Bus to Clock | | | | | |
| t _W (H) | Pulse Width, | 4.0 | | ns | Figure 9 | |
| t _W (L) | HIGH or LOW | | | | | |

Capacitance


| Symbol | Parameter | Тур | Units | Conditions |
|---------------------------|--------------------|-----|-------|-------------------------------------|
| | | | | T _A = 25°C |
| C _{IN} | Input Capacitance | 5 | pF | V _{CC} = 0V (non I/O pins) |
| C _{I/O} (Note 6) | Output Capacitance | 11 | pF | $V_{CC} = 5.0V (A_n, B_n)$ |

Note 6: $C_{I/O}$ is measured at frequency, f = 1 MHz, per MIL-STD-883B, Method 3012.


 $t_{\rm PLH}$ vs Temperature (T_A) C_L = 50 pF, 1 Output Switching Clock to Bus




 $t_{\rm PHL}$ vs Temperature (T_A) C_L = 50 pF, 1 Output Switching Clock to Bus




t_{PLH} vs Load Capacitance 1 Output Switching, T_A = 25°C Clock to Bus




t_{PHL} vs Load Capacitance 1 Output Switching, T_A = 25°C Clock to Bus



t_{PLH} vs Load Capacitance 8 Outputs Switching, T_A = 25°C Clock to Bus




t_{PHL} vs Load Capacitance 8 Outputs Switching, T_A = 25°C Clock to Bus




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.


t_{PZL} vs Temperature (T_A)
C_L = 50 pF, 1 Output Switching
OE to Bus




 t_{PLZ} vs Temperature (T_A) $\underline{\text{C}_{\text{L}}}$ = 50 pF, 1 Output Switching OE to Bus




 t_{PZH} vs Temperature (T_A) C_L = 50 pF, 1 Output Switching




t_{PHZ} vs Temperature (T_A)
C_L = 50 pF, 1 Output Switching
OE to Bus



 $t_{\rm PZH}$ vs Temperature (T_A) $\underline{C}_{\rm L}$ = 50 pF, 8 Outputs Switching OE to Bus




 t_{PHZ} vs Temperature (T_A) $\underline{C_L}$ = 50 pF, 8 Outputs Switching OE to Bus




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.


 t_{PZL} vs Temperature (T_A) $\underline{C_L}$ = 50 pF, 8 Outputs Switching OE to Bus




 t_{PLZ} vs Temperature (T_A) $\underline{\text{C}_{\text{L}}}$ = 50 pF, 8 Outputs Switching OE to Bus




t_{PZL} vs Load Capacitance <u>8 O</u>utputs Switching, T_A = 25°C OE to Bus



t_{PZH} vs Load Capacitance <u>8 Outputs Switching</u>, T_A = 25°C OE to Bus



 $t_{\rm PLH}$ and $t_{\rm PHL}$ vs Number Output Switching $V_{\rm CC}$ = 5.0V, $T_{\rm A}$ = 25°C $C_{\rm L}$ = 50 pF, Clock to Bus




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.


I_{CC} vs Frequency, Average, T_A = 25°C, V_{CC} = 5.5V

All Outputs Unloaded/Unterminated;


All Outputs Switching in phase @50% Duty Cycle




 t_{SET} LOW vs Temperature (T_A) $C_L = 50$ pF, 1 Output Switching **Bus to Clock**




 t_{SET} HIGH vs Temperature (T_A) C_L = 50 pF, 1 Output Switching **Bus to Clock**



 t_{HOLD} LOW vs Temperature (T_A) C_L = 50 pF, 1 Output Switching **Bus to Clock**




 t_{HOLD} HIGH vs Temperature (T_A) $C_L = 50$ pF, 1 Output Switching Bus to Clock



Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.

AC Loading



*Includes jig and probe capacitance

FIGURE 5. Standard AC Test Load




FIGURE 6. Test Input Signal Levels Input Pulse Requirements

| Amplitude | Rep. Rate | t _w | t _r | t _f | |
|-----------|-----------|----------------|----------------|----------------|--|
| 3.0V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns | |

FIGURE 7. Test Input Signal Requirements




FIGURE 8. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 9. Propagation Delay, Pulse Width Waveforms




FIGURE 10. TRI-STATE Output HIGH and LOW Enable and Disable Times







FIGURE 11. Setup Time, Hold Time and Recovery Time Waveforms





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



NS Package Number W24C

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179