54AC11240, 74AC11240 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCAS169 – MAY 1987 – REVISED APRIL 1993

- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- *EPIC* [™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Plastic Shrink Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These octal buffers/line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices provide inverting outputs and symmetrical \overline{G} (active-low output control) inputs. These devices feature high fan-out and improved fan-in.

The 54AC11240 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11240 is characterized for operation from -40° C to 85°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, and NT packages.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Texas 👯 Instruments
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC11240 JT PACKAGE
74AC11240 DB, DW OR NT PACKAGE
(TOP VIEW)

1G 1Y1 1 24 2 23 0 1A1 1Y2U 1Y3 3 22 1A2 1Y4 4 21 1A3 GND 5 20 0 1A4 GND 6 19 V_{CC} 7 GND 18 Vcc GND 8 17 2A1 2Y1 9 16 2A2 10 15 2A3 2Y2 11 14 2A4 🛛 2Y3 12 13 2G 2Y4L



NC - No internal connection

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
G	Α	Y
L	Н	L
L	L	н
н	Х	Z

54AC11240, 74AC11240 **OCTAL BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS SCAS169 - MAY 1987 - REVISED APRIL 1993

logic diagram (positive logic)





Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 6 V
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			54	4AC1124	0	74AC11240		LINUT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	3	5	5.5	V
		$V_{CC} = 3 V$	2.1			2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		$V_{CC} = 5.5 V$	3.85			3.85			
		VCC = 3 V			0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35			1.35	V
		$V_{CC} = 5.5 V$			1.65			1.65	
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
	High-level output current	$V_{CC} = 3 V$			-4			-4	mA
IOH		$V_{CC} = 4.5 V$			-24			-24	
		$V_{CC} = 5.5 V$			-24			-24	
		$V_{CC} = 3 V$			12			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24			24	mA
		V _{CC} = 5.5 V			24			24	
Δt/Δv	Input transition rise or fall rate	G	0		5	0		5	ns/V
Δι/ΔV		Data	0		10	0		10	ns/ V
TA	Operating free-air temperature		-55		125	-40		85	°C



54AC11240, 74AC11240 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCAS169 - MAY 1987 - REVISED APRIL 1993

	TEST CONDITIONS	N	Т	ן = 25°C	;	54AC ²	1240	74AC1	1240	LINUT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.4		2.48		V
VOH	1011 - 24 mA	4.5 V	3.94			3.7		3.8		V
	I _{OH} = – 24 mA	5.5 V	4.94			4.7		4.8		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
		4.5 V			0.1		0.1		0.1	
		5.5 V			0.1		0.1		0.1	
Ve	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V
VOL	1 _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	V
		5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			± 0.5		± 10		± 5	μΑ
lj	$V_{I} = V_{CC}$ or GND	5.5 V			± 0.1		± 1		± 1	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		160		80	μΑ
Ci	$V_{I} = V_{CC}$ or GND	5 V		4						pF
CO	$V_{O} = V_{CC}$ or GND	5 V		10						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C		54AC11240		74AC11240		UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	A	V	1.5	7.6	10.5	1.5	12.8	1.5	11.7	ns	
^t PHL		T	1.5	6.3	8.6	1.5	10.2	1.5	9.5	115	
^t PZH	G	v	1.5	8.2	11.6	1.5	13.4	1.5	12.7		
^t PZL		G	Ť	T T	1.5	7.6	10.8	1.5	13	1.5	12
^t PHZ	G	V	1.5	5.5	7.5	1.5	8.1	1.5	7.8	200	
^t PLZ	G	ſ	1.5	6.7	9.4	1.5	10	1.5	9.8	ns	



54AC11240, 74AC11240 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCAS169 - MAY 1987 - REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	$TO T_A = 25^{\circ}C$;	54AC11240		74AC11240		UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	A	V	1.5	5.4	7.5	1.5	9	1.5	8.4	ns	
^t PHL		Т	1.5	4.6	6.6	1.5	7.8	1.5	7.2	115	
^t PZH	G	G	Y	1.5	5.7	8.2	1.5	9.9	1.5	9.2	
^t PZL				T	· ·	1.5	5.3	7.7	1.5	9.4	1.5
^t PHZ	G	V	1.5	4.7	6.3	1.5	6.9	1.5	6.6		
t _{PLZ}	G	T	1.5	5.2	7.3	1.5	8	1.5	7.7	ns	

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	TYP	UNIT
C Dower dissinction conscitones not buffer	Dower dissinction consolitance per huffer	Outputs enabled	Ci = 50 pF. f = 1 MHz	39	7 5
Cpd	C _{pd} Power dissipation capacitance per buffer	Outputs disabled	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	12	рF



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated