

54AC/74AC169•54ACT/74ACT169

4-Stage Synchronous Bidirectional Counter

General Description


The 'AC/'ACT169 is fully synchronous 4-stage up/down counter. The 'AC/'ACT169 is a modulo-16 binary counter. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the Clock.

Features


- Synchronous counting and loading
- Built-In lookahead carry capability
- Presettable for programmable operation
- Outputs source/sink 24 mA
- 'ACT has TTL-compatible inputs

Ordering Code: See Section 8

Logic Symbol



TL/F/9934-1



TL/F/9934-2


Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC

U/D	1	V _{CC}
CP	2	15 $\bar{T}C$
P ₀	3	14 Q ₀
P ₁	4	13 Q ₁
P ₂	5	12 Q ₂
P ₃	6	11 Q ₃
CEP	7	10 CET
GND	8	9 PE

TL/F/9934-3


Pin Assignment for LCC



TL/F/9934-4

Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
P ₀ -P ₃	Parallel Data Inputs
PE	Parallel Enable Input
U/D	Up-Down Count Control Input
Q ₀ -Q ₃	Flip-Flop Outputs
$\bar{T}C$	Terminal Count Output

Logic Diagram



TL/F/9934-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Functional Description

The 'AC/'ACT169 uses edge-triggered J-K-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When \overline{PE} is LOW, the data on the P_0 - P_3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both \overline{CEP} and \overline{CET} must be LOW and \overline{PE} must be HIGH; the U/D input then determines the direction of counting. The Terminal Count (\overline{TC}) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 15 in the Count Up mode. The \overline{TC} output state is not a function of the Count Enable Parallel (CEP) input level. If an illegal state occurs, the 'AC169 will return to the legitimate sequence within two counts. Since the \overline{TC} signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on \overline{TC} . For this reason the use of \overline{TC} as a clock signal is not recommended (see logic equations below).

- 1) Count Enable = $\overline{CEP} \cdot \overline{CET} \cdot \overline{PE}$
- 2) Up: $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (\text{Up}) \cdot \overline{CET}$
- 3) Down: $\overline{TC} = \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (\text{Down}) \cdot \overline{CET}$

Mode Select Table


PE	CEP	CET	U/D	Action on Rising Clock Edge
L	X	X	X	Load (P_n to Q_n)
H	L	L	H	Count Up (Increment)
H	L	L	L	Count Down (Decrement)
H	H	X	X	No Change (Hold)
H	X	H	X	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

State Diagrams



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	$-0.5V$ to $+7.0V$
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	$+20\text{ mA}$
DC Input Voltage (V_I)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	$+20\text{ mA}$
DC Output Voltage (V_O)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	$\pm 50\text{ mA}$
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	$\pm 50\text{ mA}$
Storage Temperature (T_{STG})	-65°C to $+150^{\circ}\text{C}$
Junction Temperature (T_J)	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Characteristics for 'AC Family Devices

Symbol	Parameter	V_{CC} (V)	74AC		54AC	74AC	Units	Conditions
			$T_A = +25^{\circ}\text{C}$		$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		
			Typ	Guaranteed Limits				
V_{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$
V_{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$
V_{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50\text{ }\mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.4 3.7 4.7	2.46 3.76 4.76	V	* $V_{IN} = V_{IL}$ or V_{IH} -12 mA I_{OH} -24 mA -24 mA
V_{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50\text{ }\mu\text{A}$
		3.0 4.5 5.5		0.36 0.36 0.36	0.50 0.50 0.50	0.44 0.44 0.44	V	* $V_{IN} = V_{IL}$ or V_{IH} 12 mA I_{OL} 24 mA 24 mA
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	± 1.0	μA	$V_I = V_{CC}, \text{ GND}$

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74AC		54AC	74AC	Units	Conditions
			T _A = + 25°C		T _A = - 55°C to + 125°C	T _A = - 40°C to + 85°C		
			Typ	Guaranteed Limits				
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5			-50	-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	µA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.
I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V _{CC} (V)	74ACT		54ACT	74ACT	Units	Conditions
			T _A = + 25°C		T _A = - 55°C to + 125°C	T _A = - 40°C to + 85°C		
			Typ	Guaranteed Limits				
V _{IH}	Minimum High Level Input Voltage	4.5	1.5	2.0	2.0	2.0	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
V _{IL}		5.5	1.5	2.0	2.0	2.0		
V _{OH}	Minimum High Level Output Voltage	4.5	4.49	4.4	4.4	4.4	V	I _{OUT} = - 50 µA
		5.5	5.49	5.4	5.4	5.4		*V _{IN} = V _{IL} or V _{IH} - 24 mA
		4.5		3.86	3.70	3.76	V	I _{OH} - 24 mA
		5.5		4.86	4.70	4.76		
V _{OL}	Maximum Low Level Output Voltage	4.5	0.001	0.1	0.1	0.1	V	I _{OUT} = 50 µA
		5.5	0.001	0.1	0.1	0.1		*V _{IN} = V _{IL} or V _{IH} 24 mA
		4.5		0.36	0.50	0.44	V	I _{OL} 24 mA
		5.5		0.36	0.50	0.44		
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	± 1.0	µA	V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	V _I = V _{CC} - 2.1V
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5			-50	-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	µA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics: See Section 2 for waveforms

Symbol	Parameter	V _{CC} * (V)	74AC			54AC		74AC		Units	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF					
			Min	Typ	Max	Min	Max	Min	Max				
f _{max}	Maximum Clock Frequency	3.3 5.0	75 100	118 154		55 75		65 90		MHz			
t _{PLH}	Propagation Delay CP to Q _n (P̄E HIGH or LOW)	3.3 5.0	2.5 1.5	9.5 7.0	13.0 10.0	1.0 1.0	15.0 12.0	2.0 1.5	14.5 11.0	ns	2-3,4		
t _{PHL}	Propagation Delay CP to Q _n (P̄E HIGH or LOW)	3.3 5.0	2.5 1.5	10.5 7.5	14.5 11.0	1.0 1.0	16.5 13.0	2.0 1.5	16.0 12.0	ns	2-3,4		
t _{PLH}	Propagation Delay CP to T̄C	3.3 5.0	4.5 3.0	13.5 9.5	18.0 13.0	1.0 1.0	22.0 16.0	3.5 2.0	22.0 14.0	ns	2-3,4		
t _{PHL}	Propagation Delay CP to T̄C	3.3 5.0	3.5 2.5	13.5 9.5	18.0 13.0	1.0 1.0	22.0 16.0	3.0 2.0	20.5 14.5	ns	2-3,4		
t _{PLH}	Propagation Delay C̄ET to T̄C	3.3 5.0	3.5 3.0	11.0 8.0	15.0 10.5	1.0 1.0	18.5 13.0	3.0 2.5	16.5 12.0	ns	2-3,4		
t _{PHL}	Propagation Delay C̄ET to T̄C	3.3 5.0	3.0 2.0	9.5 7.0	12.5 9.0	1.0 1.0	16.0 11.0	2.5 1.5	14.5 10.0	ns	2-3,4		
t _{PLH}	Propagation Delay U/D to T̄C	3.3 5.0	3.5 2.5	11.0 8.0	15.0 10.5	1.0 1.0	18.5 13.0	3.0 2.0	17.0 12.0	ns	2-3,4		
t _{PHL}	Propagation Delay U/D to T̄C	3.3 5.0	2.5 1.5	10.0 7.0	13.5 9.5	1.0 1.0	16.5 12.0	2.0 1.5	15.5 10.5	ns	2-3,4		

*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

AC Operating Requirements: See Section 2 for waveforms.

Symbol	Parameter	V _{CC} * (V)	74AC		54AC	74AC	Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -55°C to +125°C C _L = 50 pF	T _A = -40°C to +85°C C _L = 50 pF		
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	3.0 1.5	4.5 2.5	7.0 4.5	5.0 2.5	ns	2-7
t _h	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	1.5 0.5	0.5 1.5	2.0 2.5	0.5 1.5	ns	2-7
t _s	Setup Time, HIGH or LOW C _E P to CP	3.3 5.0	7.5 4.5	10.5 7.0	13.5 9.0	12.5 8.0	ns	2-7
t _h	Hold Time, HIGH or LOW C _E P to CP	3.3 5.0	4.5 2.0	0 0.5	0.5 2.5	0 1.0	ns	2-7
t _s	Setup Time, HIGH or LOW C _E T to CP	3.3 5.0	7.0 4.0	10.0 6.5	13.5 9.5	12.0 8.0	ns	2-7
t _h	Hold Time, HIGH or LOW C _E T to CP	3.3 5.0	6.0 4.0	0 0.5	0.5 2.5	0 1.0	ns	2-7
t _s	Setup Time, HIGH or LOW P _E to CP	3.3 5.0	3.5 2.0	5.5 3.5	8.5 6.5	6.5 4.0	ns	2-7
t _h	Hold Time, HIGH or LOW P _E to CP	3.3 5.0	3.5 1.5	0 0.5	0.5 2.0	0 0.5	ns	2-7
t _s	Setup Time, HIGH or LOW U/D to CP	3.3 5.0	7.0 4.5	10.0 6.5	13.0 9.0	11.5 7.5	ns	2-7
t _h	Hold Time, HIGH or LOW U/D to CP	3.3 5.0	7.0 4.0	0 0.5	0.5 2.0	0 0.5	ns	2-7
t _w	CP Pulse Width, HIGH or LOW	3.3 5.0	2.0 2.0	3.0 3.0	5.0 5.0	4.0 3.0	ns	2-3

*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

AC Electrical Characteristics: See Section 2 for waveforms

Symbol	Parameter	V _{CC} * (V)	74ACT			54ACT			74ACT			Units	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF						
			Min	Typ	Max	Min	Max	Min	Max	Min	Max				
f _{max}	Maximum Clock Frequency	5.0	90					90				MHz			
t _{PLH}	Propagation Delay CP to Q _n (\overline{PE} HIGH or LOW)	5.0	2.0	6.5	9.0			2.0	10.5			ns	2-3,4		
t _{PHL}	Propagation Delay CP to Q _n (\overline{PE} HIGH or LOW)	5.0	2.0	6.5	9.0			2.0	10.5			ns	2-3,4		
t _{PLH}	Propagation Delay CP to $\overline{T_C}$	5.0	3.0	9.0	11.5			3.0	14.0			ns	2-3,4		
t _{PHL}	Propagation Delay CP to T _C	5.0	3.0	9.0	11.5			3.0	14.0			ns	2-3,4		
t _{PLH}	Propagation Delay \overline{CET} to T _C	5.0	2.5	7.5	10.0			2.5	11.5			ns	2-3,4		
t _{PHL}	Propagation Delay \overline{CET} to $\overline{T_C}$	5.0	2.5	7.5	10.0			2.5	11.5			ns	2-3,4		
t _{PLH}	Propagation Delay U/D to T _C	5.0	2.5	8.0	10.5			2.5	12.0			ns	2-3,4		
t _{PHL}	Propagation Delay U/D to $\overline{T_C}$	5.0	2.5	8.0	10.5			2.5	12.0			ns	2-3,4		

*Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements: See Section 2 for waveforms

Symbol	Parameter	V _{CC} * (V)	74ACT		54ACT	74ACT	Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -55°C to +125°C C _L = 50 pF	T _A = -40°C to +85°C C _L = 50 pF		
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW P _n to CP	5.0		2.5		2.5	ns	2-7
t _h	Hold Time, HIGH or LOW P _n to CP	5.0		1.5		1.5	ns	2-7
t _s	Setup Time, HIGH or LOW CEP to CP	5.0		7.0		7.0	ns	2-7
t _h	Hold Time, HIGH or LOW CEP to CP	5.0		0		0	ns	2-7
t _s	Setup Time, HIGH or LOW CĒ to CP	5.0		7.0		7.0	ns	2-7
t _h	Hold Time, HIGH or LOW CĒ to CP	5.0		0		0	ns	2-7
t _s	Setup Time, HIGH or LOW PE to CP	5.0		6.0		6.0	ns	2-7
t _h	Hold Time, HIGH or LOW PE to CP	5.0		0.5		0.5	ns	2-7
t _s	Setup Time, HIGH or LOW U/D to CP	5.0		7.0		7.0	ns	2-7
t _h	Hold Time, HIGH or LOW U/D to CP	5.0		0.5		0.5	ns	2-7
t _w	CP Pulse Width, HIGH or LOW	5.0		4.0		4.0	ns	2-3

*Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	60.0	pF	V _{CC} = 5.0V