

54ACT/74ACT825 8-Bit D Flip-Flop

Ordering Code: See Section 8

General Description

The 'ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface. The 'ACT825 has noninverting outputs and is fully compatible with AMD's Am29825.

Features

- Outputs source/sink 24 mA
- Inputs and outputs are on opposite sides
- ACT825 has TTL-compatible inputs



Functional Description

The 'ACT825 consists of eight D-type edge-triggered flipflops. These devices have TRI-STATE® outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With $\overline{OE}_1, \overline{OE}_2$ and \overline{OE}_3 LOW, the contents of the flip-flops are available at the outputs. When one of $\overline{OE}_1, \overline{OE}_2$ or \overline{OE}_3 is HIGH, the outputs go to the high impedance state.

Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops. The 'ACT825 has Clear ($\overline{\text{CLR}}$) and Clock Enable ($\overline{\text{EN}}$) pins. These pins are ideal for parity bus interfacing in high performance systems.

When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the flip-flops. When $\overline{\text{EN}}$ is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When $\overline{\text{EN}}$ is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

		Inputs		Internal	Output	Function			
ŌE	CLR	EN	СР	Dn	Q	0	Tunotion		
н	х	L	~	L	L	Z	High-Z		
н	х	L	~	н	н	Z	High-Z		
н	L	х	х	х	L	Z	Clear		
L	L	х	х	х	L	L	Clear		
н	н	н	х	х	NC	z	Hold		
L	н	н	х	Х	NC	NC	Hold		
н	н	L	5	L	L	Z	Load		
н	н	L	~	Н	Н	z	Load		
L	н	L	~	L	L	L	Load		
L	н	L	~	н	н	н	Load		

Function Table

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

LOW-to-HIGH Transition

NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

825

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to 7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	— 20 mA
$V_{\rm I} = V_{\rm CC} + 0.5 V$	+ 20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{CC}+0.5V$
DC Output Diode Current (I _{DK})	
$V_0 = -0.5V$	—20 mA
$V_{\rm O} = V_{\rm CC} + 0.5 V$	+ 20 mA
DC Output Voltage (V _O)	+ 0.5V
DC Output Source or Sink Current (IO)	±50 mA
DC V _{CC} or Ground Current	
Per Output Pin (I _{CC} or I _{GND})	± 50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Junction Temperature (TJ)	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics

Recommended Operating Conditions

Supply Voltage (V _{CC}) 'AC 'ACT	2.0V to 6.0V 4.5V to 5.5V
Input Voltage (VI)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A) 74AC/ACT 54AC/ACT	-40°C to +85°C -55°C to +125°C
$\begin{array}{l} \mbox{Minimum Input Edge Rate } (\Delta V/\Delta t) \\ \mbox{'AC Devices} \\ \mbox{V_{IN} from 30\% to 70\% of } V_{CC} \\ \mbox{V_{CC}} @ 3.3V, 4.5V, 5.5V \end{array}$	125 mV/ns
Minimum Input Edge Rate ($\Delta V / \Delta t$) 'ACT Devices	
V _{IN} from 0.8V to 2.0V V _{CC} @ 4.5V, 5.5V	125 mV/ns

			74	ACT	54ACT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A = 25°C		$\begin{array}{c c} T_{A} = & T_{A} = \\ -55^{\circ}C \text{ to } + 125^{\circ}C & -40^{\circ}C \text{ to } + 85^{\circ}C \end{array}$		Units	Conditions	
			Typ Guaranteed Lir		imits				
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	v	$V_{OUT} = 0.1V$ or $V_{CC} = 0.1V$	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8		$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	v	$I_{OUT} = -50 \ \mu A$	
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} -24 \text{ mA}$ -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	l _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ I_{OL} 24 mA 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	$V_{I} = V_{CC}, GND$	
loz	Maximum TRI-STATE Current	5.5		±0.5	± 10.0	±5.0	μΑ	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$	
Ісст	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_{\rm I}=V_{\rm CC}-2.1V$	
IOLD	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max	
IOHD	Output Current	5.5			-50	-75	mA	V _{OHD} = 3.85V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	160	80	μA	$V_{IN} = V_{CC}$ or GND	

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{CC} limit for 54ACT @ 25°C is identical to 74ACT @ 25°C.

				74ACT			54ACT		ACT		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			$T_A = -55^{\circ}C$ to + 125^{\circ}C C_L = 50 pF		$T_{A} = -40^{\circ}C$ to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	5.0	120	158		95		109		MHz	
^t PLH	Propagation Delay CP to O _n	5.0	1.5	5.5	9.5	1.0	11.5	1.5	10.5	ns	2-3, 4
t _{PHL}	Propagation Delay CP to O _n	5.0	2.0	5.5	9.5	1.0	11.5	1.5	10.5	ns	2-3, 4
^t PHL	Propagation Delay CLR to On	5.0	2.5	8.0	13.5	1.0	18.0	2.0	15.5	ns	2-3, 4
^t PZH	Output Enable Time OE to On	5.0	1.5	6.0	10.5	1.0	11.5	1.5	11.5	ns	2-5
t _{PZL}	Output Enable Time OE to On	5.0	2.0	6.5	11.0	1.0	12.5	1.5	12.0	ns	2-6
t _{PHZ}	Output Disable Time OE to On	5.0	1.5	6.5	11.0	1.0	13.5	1.5	12.0	ns	2-5
t _{PLZ}	Output Disable Time OE to On	5.0	1.5	6.0	10.5	1.0	13.0	1.5	11.5	ns	2–6

825

*Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements: See Section 2 for Waveforms

			74/	ACT	54ACT	74ACT		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF		$T_{A} = -55^{\circ}C$ to + 125^{\circ}C C_{L} = 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур		Guaranteed Min			
ts	Setup Time, HIGH or LOW D _n to CP	5.0	0.5	2.5	4.0	2.5	ns	2–7
th	Hold Time, HIGH or LOW D _n to CP	5.0	0	2.5	3.0	2.5	ns	2-7
ts	Setup Time, HIGH or LOW EN to CP	5.0	0	2.0	4.0	2.5	ns	2-7
t _h	Hold Time, HIGH or LOW EN to CP	5.0	0	1.0	3.0	1.0	ns	2-7
t _w	CP Pulse Width HIGH or LOW	5.0	2.5	4.5	6.0	5.5	ns	2-3
tw	CLR Pulse Width, LOW	5.0	3.0	5.5	7.0	5.5	ns	2-3
t _{rec}	CLR to CP Recovery Time	5.0	1.5	3.5	4.5	4.0	ns	2-3, 7

*Voltage Range 5.0 is 5.0V ±0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions		
C _{IN}	Input Capacitance	4.5	рF	$V_{\rm CC} = 5.0V$		
C _{PD}	Power Dissipation Capacitance	44	pF	V _{CC} = 5.0V		