September 1998

National Semiconductor

54ACTQ657 Quiet Series Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE[®] Outputs

General Description

The ACTQ657 contains eight non-inverting buffers with TRI-STATE outputs and an 8-bit parity generator/checker. Intended for bus oriented applications, the device combines the '245 and the '280 functions in one package.

The ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series[™] features GTO[™] output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Combines the '245 and the '280 functions in one package
- Outputs source/sink 24 mA
- 'ACTQ has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD) 5962-92197







 $\label{eq:GTO^{10}} \mbox{ is a trademark of National Semiconductor Corporation.} \\ TRI-STATE^{\otimes} \mbox{ is a registered trademark of National Semiconductor Corporation.} \\ FACT Quiet Series^{10} \mbox{ is a trademark of Fairchild Semiconductor Corporation.} \\ \end{cases}$

www.national.com

54ACTQ657 Quiet Series Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE Outputs



www.national.com

.

Functional Description

The Transmit/Receive (T/\overline{R}) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A port to the B port; Receive (active LOW) enables data from the B port to the A port.

The Output Enable ($\overline{\text{OE}})$ input disables the parity and $\overline{\text{ERROR}}$ outputs and both the A and B ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH.

When transmitting (T/ \overline{R} HIGH), the parity generator detects whether an even or odd number of bits on the A port are HIGH and compares these with the condition of the parity select (ODD/ \overline{EVEN}). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is HIGH.

In receiving mode (T/ \overline{R} LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then ERROR will be HIGH to indicate no error. If an odd number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the ERROR will be LOW indicating an error.

Functional Description (Continued) **Function Table**

Number of Inputs That		Inputs			Outputs	
Are High	OE	T/R	ODD/EVEN	Parity	ERROR	Outputs Mode
0, 2, 4, 6, 8	L	Н	Н	Н	Z	Transmit
	L	н	L	L	Z	Transmit
	L	L	н	н	н	Receive
	L	L	н	L	L	Receive
	L	L	L	н	L	Receive
	L	L	L	L	н	Receive
, 3, 5, 7	L	н	н	L	Z	Transmit
	L	н	L	н	Z	Transmit
	L	L	н	н	L	Receive
	L	L	н	L	н	Receive
	L	L	L	н	н	Receive
	L	L	L	L	L	Receive
mmaterial	н	Х	Х	Z	Z	Z

.

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Function Table

Inj	outs	Outputs
OE T/R		
L	L	Bus B Data to Bus A
L	н	Bus A Data to Bus B
н	х	High-Z State

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



Absolute Maximum Ratings (Note 1)

•

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Junction Temperature (T_J) CDIP

Recommended Operating Conditions

Supply Voltage (V _{CC})						
'ACTQ	4.5V to 5.5V					
Input Voltage (V _I)	0V to V_{CC}					
Output Voltage (V _O)	0V to V_{CC}					
Operating Temperature (T _A)						
54ACTQ	–55°C to +125°C					
Minimum Input Edge Rate $\Delta V/\Delta t$						
'ACTQ Devices						
V _{IN} from 0.8V to 2.0V						
V _{CC} @ 4.5V, 5.5V	125 mV/ns					
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT circuits outside databook specifications.						

175°C

DC Characteristics for 'ACTQ Family Devices

			54ACTQ	Units	Conditions
Symbol	Parameter	V _{cc}	T _A =		
		(V)	–55°C to +125°C		
			Guaranteed		
			Limits		
V _{IH}	Minimum High Level	4.5	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	2.0		or $V_{CC} - 0.1V$
V _{IL}	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V _{он}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.70	V	I _{OH} = -24 mA
		5.5	4.70		I _{OH} = -24 mA
V _{OL}	Maximum Low Level	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 2)
					V _{IN} = V _{IL} or V _{IH}
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
I _{IN}	Maximum Input				$V_{I} = V_{CC}, GND$
	Leakage Current	5.5	±1.0	μA	
	$(T/\overline{R}, \overline{OE}, ODD/\overline{EVEN})$				
	Inputs)				
I _{OZT}	Maximum I/O				$V_{I} = V_{IL}, V_{IH}$
	Leakage Current	5.5	±11.0	μA	$V_{O} = V_{CC}, GND$
	(A _n , B _n Inputs)				
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$

			54ACTQ		
Symbol	Parameter	V _{cc} (V)	T _A = -55°C to +125°C	Units	Conditions
			Guaranteed Limits		
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent Supply Current	5.5	160.0	μΑ	$V_{IN} = V_{CC}$ or GND (Note 4)
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.5	V	(Note 5)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.2	V	(Note 5)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 5: Max number of outputs defined as (n). n–1 Data Inputs are driven 0V to 3V; one output @ GND.

Symbol	Parameter	V _{cc}	54A	Units	
		(V) (Note 6)	T _A = -55°(
			C _L =		
			Min	Max	
t _{PLH} ,	Propagation Delay	5.0	1.5	9.0	ns
t _{PHL}	A_n to B_n , B_n to A_n				
t _{PLH} ,	Propagation Delay	5.0	1.5	13.5	ns
t _{PHL}	A _n to Parity				
t _{PLH} ,	Propagation Delay	5.0	1.5	10.5	ns
t _{PHL}	ODD/EVEN to PARITY				
t _{PLH} ,	Propagation Delay	5.0	1.5	11.0	ns
t _{PHL}	ODD/EVEN to ERROR				
t _{PLH} ,	Propagation Delay	5.0	1.5	13.5	ns
t _{PHL}	B _n to ERROR				
t _{PLH} ,	Propagation Delay	5.0	1.5	10.5	ns
t _{PHL}	PARITY to ERROR				
t _{PZH} ,	Output Enable Time	5.0	1.5	11.5	ns
t _{PZL}	\overline{OE} to A_n/B_n				
t _{PHZ} ,	Output Disable Time	5.0	1.5	9.0	ns
t _{PLZ}	\overline{OE} to A_n/B_n				
t _{PZH} ,	Output Enable Time	5.0	1.5	11.5	ns
t _{PZL}	OE to ERROR (Note 7)				
t _{PHZ} ,	Output Disable Time	5.0	1.5	9.0	ns
t _{PLZ}	OE to ERROR				
t _{PZH} ,	Output Enable Time	5.0	1.5	11.5	ns
t _{PZL}	OE to PARITY				
t _{PHZ} ,	Output Disable Time	5.0	1.5	8.5	ns
t _{PLZ}	OE to PARITY				

Note 6: Voltage Range 5.0 is 5.0V $\pm 0.5V$

Note 7: These delay times reflect the TRI-STATE recovery time only and not the signal time through the buffers or the parity check circuitry. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin \geq (A to PARITY) + (Output Enable Time).

Capacitance

. .

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation	160.0	pF	$V_{CC} = 5.0V$
	Capacitance			





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.