

54FCT/74FCT373 Octal Transparent Latch with TRI-STATE® Outputs

General Description

The 'FCT373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

FACT FCT utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.

FACT FCT features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance

Features

- NSC 54FCT/74FCT373 is pin and functionally equivalent to IDT 54FCT/74FCT373
- Controlled output edge rates and undershoot for improved noise immunity. Internal split ground for improved noise immunity
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- I_{OI} = 48 mA (commercial) and 32 mA (military)
- CMOS power levels
- **ESD** immunity \geq 4 kV typ
- Military product compliant to MIL-STD 883 and standard military drawing #5962-87644

ŌĒ

Ordering Code: See Section 8 **Logic Symbols**



Description

TRI-STATE Latch Outputs

Data Inputs

Latch Enable Input

Output Enable Input

Pin Names

D0-D7

00-07

LĚ

OF

DE EN	
	4
D ₀ 1D ▷	▽ _ 00
D ₁	-0 ₁
D ₂ —	0 ₂
D ₃ —	0 ₃
D ₄ —	-04
D ₅ —	⁰ 5
D ₆	0 ₆
)7	-07

IEEE/IEC

Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC

20





Functional Description

The 'FCT373 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable (OE) input. When OE is LOW, the standard outputs are in the 2-state mode. When OE is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram

Truth Table

	Inputs	Outputs	
LE	ŌĒ	On	
X	н	x	Z
н	L	L	L
н	L	н	н
L	L L	X	On

H = HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance

X = Immaterial

On = Previous On before HIGH to Low transition of Latch Enable



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Terminal Voltage with Respect to GND (V-

Terminal Voltage with Respect to C	aND (V _{TERM})
54FCT	-0.5V to +7.0V
74FCT	-0.5V to +7.0V
Temperature under Bias (T _{BIAS})	
74FCT	-55°C to +125°C
54FCT	-65°C to +135°C
Storage Temperature (TSTG)	
74FCT	-55°C to +125°C
54FCT	-65°C to +150°C
Power Dissipation (PT)	0.5W
DC Output Current (I _{OUT})	120 mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

Recommended Operating Conditions

Supply Voltage (V _{CC})	
54FCT	4.5V to 5.5V
74FCT	4.75V to 5.25V
Input Voltage	0V to V _{CC}
Output Voltage	0V to V _{CC}
Operating Temperature (T _A)	
54FCT	55°C to + 125°C
74FCT	-0°C to +70°C
Junction Temperature (T _J)	
CDIP	175°C
PDIP	140°C

DC Characteristics for 'FCT Family Devices Typical values are at V_{CC} = 5.0V, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: V_{CC} = 5.0V \pm 5%, T_A = 0°C to +70°C; Mil: V_{CC} = 5.0V \pm 10%, T_A = -55°C to + 125°C, $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	54FCT/74FCT			Units	Conditions		
Symbol	raiametei	Min	Тур	Max	Units			
VIH	Minimum High Level Input Voltage	2.0			v			
VIL	Maximum Low Level Input Voltage			0.8	v			
Чн	Input High Current			5.0 5.0	μΑ	V _{CC} = Max	V _I = V _{CC} V _I = 2.7V (Note 2)	
ήL	Input Low Current			-5.0 -5.0	μΑ	V _{CC} = Max	V _I = 0.5V (Note 2) V _I = GND	
loz	Maximum TRI-STATE Current			10.0 10.0 10.0 10.0	μΑ	V _{CC} = Max	$V_{O} = V_{CC}$ $V_{O} = 2.7V \text{ (Note 2)}$ $V_{O} = 0.5V \text{ (Note 2)}$ $V_{O} = \text{GND}$	
VIK	Clamp Diode Voltage	_	-0.7	-1.2	V	$V_{CC} = Min; I_N = -18 \text{ mA}$		
los	Short Circuit Current	~60	- 120		mA	$V_{CC} = Max (Note 1); V_{O} = GND$		
VOH	Minimum Hıgh Level	2.8	3.0			$V_{CC} = 3V; V_{IN} = 0.2V \text{ or } V_{HC}; I_{OH} = -32$		
	Output Voltage	V _{HC} 2.4 2.4	V _{CC} 4.3 4.3		v	$V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -300 \ \mu A$ $I_{OH} = -12 \ mA (Mil)$ $I_{OH} = -15 \ mA (Com)$	
VOL	Maximum Low Level		GND	0.2		$V_{\rm CC} = 3V; V_{\rm IN} = 0.2V$	/ or V _{HC} ; I _{OL} = 300 μA	
	Output Voltage		GND 0.3 0.3	0.2 0.50 0.50	v	$V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300 \ \mu A$ $I_{OL} = 32 \ mA (Mil)$ $I_{OL} = 48 \ mA (Com)$	
lcc	Maximum Quiescent Supply Current		0.001	1.5	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = Max \\ V_{IN} \geq V_{HC}, V_{IN} \leq 0.2^{\prime} \\ f_I = 0 \end{array}$	V	
∆I _{CC}	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	V _{CC} = Max V _{IN} = 3.4V (Note 3)		

DC Characteristics for 'FCT Family Devices

373

Typical values are at $V_{CC} = 5.0V$, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0°C$ to +70°C; Mil: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55°C$ to +125°C, $V_{HC} = V_{CC} - 0.2V$ (Continued)

Symbol Parameter		74FCT			Units	Conditions		
Symbol	Min Typ Max		Conditions					
ICCD	Dynamic Power Supply Current (Note 4)		0.15	0.45	mA/MHz	V _{CC} = Max Outputs Open One Input Toggling 50% Duty Cycle	$V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$	
lc	Total Power Supply Current (Note 6)	1.5		4.5		$V_{CC} = Max$ Outputs Open $\overline{OE} = GND$ $LE = V_{CC}$	$V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$	
		1.8		5.0	mA	f _I = 10 MHz One Bit Toggling 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = GND$	
		3.0		8.0		(Note 5) V _{CC} = Max OE = GND LE = V _{CC}	$V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$	
		5.0		14.5		f _I = 2.5 MHz Eight Bits Toggling 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = GND$	
V _H	Input Hysteresis on Clock Only		200		mV			

Note 1: Maximum test duratioin not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Note 6: IC = IQUIESCENT + INPUTS + IDYNAMIC

 $I_{C} = I_{CC} + \Delta I_{CC} D_{H} N_{T} + I_{CCD} (f_{CP}/2 + f_{I} N_{I})$

I_{CC} = Quiescent Current

 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

 $D_H = Duty Cycle for TTL Inputs High$

 $N_T = Number of Inputs at D_H$

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_I = Input Frequency

NI = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

Note 7: For 54FCT, $I_{CCD} = 0.40 \text{ mA/MHz}$.

Refer to applicable standard military drawing or NSC Table I for test conditions and I_C/I_{CC} limits.

AC Electrical Characteristics: See Section 2 for Waveforms									
		54FCT/74FCT	74FC1	「	54	FCT			
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = 5.0V$	R _L = 50	$ \begin{array}{c c} \textbf{T}_{\textbf{A}}, \textbf{V}_{\textbf{CC}} = \textbf{Com} \\ \textbf{R}_{\textbf{L}} = 500\Omega \\ \textbf{C}_{\textbf{L}} = 50 \textbf{pF} \end{array} \qquad \begin{array}{c} \textbf{T}_{\textbf{A}}, \textbf{V}_{\textbf{CC}} = \textbf{MII} \\ \textbf{R}_{\textbf{L}} = 500\Omega \\ \textbf{C}_{\textbf{L}} = 50 \textbf{pF} \end{array} $		Units	Fig. No.		
		Тур	Min (Note 1)	Max	Min	Max			
t _{PLH} t _{PHL}	Propagation Delay D _n to O _n	5.0	1.5	8.0	1.5	8.5	ns	2-8	
t _{PZH} t _{PZL}	Output Enable Time	7.0	1.5	12.0	1.5	13.5	ns	2-11	
t _{PHZ} t _{PLZ}	Output Disable Time	6.0	1.5	7.5	1.5	10.0	ns	2-11	
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	9.0	2.0	13.0	2.0	15.0	ns	2-8	
tsu	Set Up Time High or Low D _n to LE	1.0	2.0		2.0		ns	2-10	
ŧн	Hold Time High or Low D _n to LE	1.0	1.5		3.0		ns	2-10	
t _W	LE Pulse Width High or Low	5.0	6.0		6.0		ns	2-9	

373

Note 1: Minimum limits are guaranteed but not tested on propagation delays.

Capacitance T_A = +25°C, f = 10 MHz

Symbol	Parameter (Note)	Тур	Max	Units	Condition
CIN	Input Capacitance	6	10	pF	$V_{IN} = 0V$
Соит	Output Capacitance	8	12	рF	V _{OUT} = 0V

Note: This parameter is measured at characterization but not tested.

COUT for 74FCT only.

_