



54FCT/74FCT374A Octal D Flip-Flop with TRI-STATE® Outputs

General Description

The 'FCT374A is a high-speed, low-power octal D-type flipflop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops.

Features

- NSC 54/74FCT374A is pin and functionally equivalent to IDT 54/74FCT374A
- Buffered positive edge triggered clock
- TRI-STATE outputs for bus-oriented applications
- TTL input and output level compatible
- TTL inputs accept CMOS levels
- High current latch up immunity
- I_{OL} = 48 mA (commercial) and 32 mA (military)
- Electrostatic discharge protection ≥ 2 kV
- Inherently radiation tolerant

Ordering Code: See Section 8



Functional Description

The 'FCT374A consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Logic Diagram

Truth Table

	Outputs		
Dn	CP	ŌĒ	On
н	~	L	Н
L	1	L	L
X	Х	н	Z

374A

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance = LOW-to-HIGH Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

7-27

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Terminal Voltage with Respect to GND (V _{TERM})	
54FCTA	-0.5V to 7.0V
74FCTA	-0.5V to 7.0V
Temperature under Bias (T _{BIAS})	
74FCTA	55°C to + 125°C
54FCTA	-65°C to +135°C
Storage Temperature (TSTG)	
74FCTA	-55°C to +125°C
54FCTA	-65°C to +150°C
Power Dissipation (P _T)	0.5W
DC Output Current (I _{OUT})	120 mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT FCT circuits outside databook specifications.

Recommended Operating Conditions

4.5V to 5.5V
4.75V to 5.25V
0V to V _{CC}
0V to V _{CC}
55°C to + 125°C
0°C to + 70°C
175°C
140°C

DC Characteristics for 'FCTA Family Devices

Typical values are at V_{CC} = 5.0V, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: V_{CC} = 5.0V \pm 5%, T_A = 0°C to +70°C; Mil: V_{CC} = 5.0V \pm 10%, T_A = -55°C to +125°C, V_{HC} = V_{CC} - 0.2V.

Symbol	Parameter	54FCTA/74FCTA			Units	Conditions	
		Min	Тур	Max	Units	Conditions	
V _{IH}	Minimum High Level Input Voltage	2.0	(1)		v		
VIL	Maximum Low Level Input Voltage			0.8	v		
l _{iH}	Input High Current			5.0 5.0	μA	V _{CC} = Max	$V_{I} = V_{CC}$ $V_{I} = 2.7V$ (Note 2)
lil.	Input Low Current			-5.0 -5.0	μΑ	V _{CC} = Max	$V_I = 0.5V$ (Note 2) $V_I = GND$
loz	Maximum TRI-STATE Current			10.0 10.0 - 10.0 - 10.0	μΑ	V _{CC} = Max	$V_{O} = V_{CC}$ $V_{O} = 2.7V \text{ (Note 2)}$ $V_{O} = 0.5V \text{ (Note 2)}$ $V_{O} = \text{GND}$
V _{IK}	Clamp Diode Voltage		-0.7	-1.2	V	$V_{CC} = Min; I_N = -18 \text{ mA}$	
los	Short Circuit Current	-60	- 120		mA	$V_{CC} = Max$ (Note 1); $V_O = GND$	
V _{OH}	Minimum High Level Output Voltage	2.8 V _{HC} 2.4 2.4	3.0 V _{CC} 4.3 4.3		v	$\label{eq:VCC} \begin{split} V_{CC} &= 3V; V_{IN} = 0.2V \\ V_{CC} &= Min \\ V_{IN} &= V_{IH} \text{ or } V_{IL} \end{split}$	$\begin{array}{c c} \text{ or } V_{\text{HC}}; I_{\text{OH}} = -32 \ \mu\text{A} \\ \hline I_{\text{OH}} = -300 \ \mu\text{A} \\ I_{\text{OH}} = -12 \ \text{mA} \ (\text{Mil}) \\ I_{\text{OH}} = -15 \ \text{mA} \ (\text{Com}) \end{array}$
V _{OL}	Maximum Low Level Output Voltage		GND GND 0.3 0.3	0.2 0.2 0.50 0.50	v	$\label{eq:VCC} \begin{split} V_{CC} &= 3V; V_{IN} = 0.2V \\ V_{CC} &= Min \\ V_{IN} &= V_{IH} \text{ or } V_{IL} \end{split}$	or V_{HC} ; $I_{OL} = 300 \ \mu A$ $I_{OL} = 300 \ \mu A$ $I_{OL} = 32 \ mA \ (Mil)$ $I_{OL} = 48 \ mA \ (Com)$
ICC	Maximum Quiescent Supply Current		0.001	1.5	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = Max \\ V_{IN} \geq V_{HC}, V_{IN} \leq 0.2V \\ f_I = 0 \end{array}$	
ΔI _{CC}	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	V _{CC} = Max V _{IN} = 3.4V (Note 3)	

DC Characteristics for 'FCTA Family Devices (Continued) Typical values are at $V_{CC} = 5.0V$, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$; Mil: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^{\circ}C$ to + 125°C, $V_{HC} = V_{CC} - 0.2V$.

374A

Symbol	Parameter	54FCTA/74FCTA			Units	Conditions		
		Min Typ Max		Units	Conditions			
ICCD	Dynamic Power Supply Current (Note 4)		0.15	0.25	mA/MHz	$V_{CC} = Max$ Outputs Open $\overline{OE} = GND$ One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ 0.2V	
lc	$ \begin{array}{ c c c } \hline Total Power Supply \\ \hline Current (Note 6) \\ \hline 1.5 & 4.0 \\ \hline 1.5 & 4.0 \\ \hline V_{CC} = Max \\ \hline Outputs Open \\ \hline f_{CP} = 10 \text{ MHz} \\ \hline \overline{OE} = GND \\ \hline \end{array} $		Outputs Open $f_{CP} = 10 \text{ MHz}$ $\overline{OE} = \text{GND}$	$V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$				
			2.0	6.0	mA	f _I = 5.0 MHz One Bit Toggling 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = GND$	
			3.75	7.8		(Note 5) $V_{CC} = Max$ Outputs Open $f_{CP} = 10 \text{ MHz}$ $\overline{OE} = GND$	V _{IN} ≥ V _{HC} V _{IN} ≤ 0.2V	
		6.0 16	16.8		f _I = 2.5 MHz Eight Bits Toggling 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = GND$		
V _H	Input Hysteresis on Clock Only		200		mV		<u> </u>	

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Note 6: IC = IQUIESCENT + INPUTS + IDYNAMIC

 $I_{C} = I_{CC} + \Delta I_{CC} D_{H} N_{T} + I_{CCD} (f_{CP}/2 + f_{I} N_{I})$

I_{CC} = Quiescent Current

 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

NT = Number of Inputs at DH

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_I = Input Frequency

NI = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

		54FCTA/74FCTA	74FCT/	A	54FCT/		[
Symbol Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = 5.0V$	T _A , V _{CC} = R _L = 500 C _L = 50	DΩ	$T_{A}, V_{CC} = Mil$ $R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
		Тур	Min (Note 1)	Max	Min (Note 1)	Max		
t _{PLH} t _{PHL}	Propagation Delay C _P to O _n	4.5	2.0	6.5			ns	2-8
t _{PZH} t _{PZL}	Output Enable Time	5.5	1.5	6.5			ns	2-11
t _{PHZ} t _{PLZ}	Output Disable Time	4.0	1.5	5.5		·	ns	2-11
ts∪	Set Up Time High or Low D_n to C_P	1.0	2.0				ns	2-10
tн	Hold Time High or Low D_n to C_P	0.5	1.5				ns	2-10
t _w	C _P Pulse Width High or Low	4.0	5.0				ns	2-9

Note 1: Minimum limits are guaranteed but not tested on propagation delays.

Capacitance $T_A = +25^{\circ}C$, f = 1.0 MHz

374A

Symbol	Parameter (Note)	Тур	Max	Unit	Condition
CIN	Input Capacitance	6	10	pF	$V_{IN} = 0V$
COUT	Output Capacitance	8	12	pF	V _{OUT} = 0V

Note: This parameter is measured at characterization but not tested.