

# 54FCT/74FCT533 Octal Transparent Latch with TRI-STATE® Outputs

#### **General Description**

The 'FCT533 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state. FACTTM FCT utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance. FACT FCT features GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance. The 'FCT533 is the same as the 'FCT373, except that the outputs are inverted.


#### **Features**


- NSC 54FCT/74FCT533 is pin and functionally equivalent to IDT 54FCT/74FCT533
- TRI-STATE outputs for bus interfacing
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- I<sub>OL</sub> = 48 mA (Com), 32 mA (Mil)
- CMOS power levels
- ESD immunity 4 kV typ
- Military product compliant to MIL-STD 883 and Standard Military Drawing #5962-88651


Ordering Code: See Section 8


#### **Logic Symbols**

#### **Connection Diagrams**









Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input (Active HIGH)
ŌĒ	Output Enable Input (Active LOW)
$\overline{O}_0 - \overline{O}_7$	Complementary TRI-STATE Outputs

#### **Function Table**

	Output		
LE	ŌĒ	D	ō
Н	L	н	L
Н	L	L	Н
L	L	X	$\overline{O}_{n}$
Х	Н	- X	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Logic(0) or logic(1) must be valid Input Level


 $O_n$  = Previous  $\overline{O}_n$  before high to low transition of latch enable.

#### **Functional Description**

The 'FCT533 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent and the latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D in-

puts a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable  $(\overline{OE})$  input. When  $\overline{OE}$  is LOW the latch contents are presented inverted at the outupts  $\overline{O_7}$ - $\overline{O_0}$ . When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $74 \overline{\text{FCT}} & -55^{\circ} \overline{\text{C}} \text{ to } + 125^{\circ} \overline{\text{C}}$   $54 \overline{\text{FCT}} & -65^{\circ} \overline{\text{C}} \text{ to } + 135^{\circ} \overline{\text{C}}$   $Power Dissipation (P_T) & 0.5W$   $DC Output Current (I_{OLIT}) & 120 \text{ mA}$ 

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>) 4.5V to 5.5V 54FCT 74FCT 4.75V to 5.25V Input Voltage 0V to V<sub>CC</sub> **Output Voltage** 0V to V<sub>CC</sub> Operating Temperature (T<sub>A</sub>) -55°C to +125°C 54FCT 74FCT 0°C to +70°C Junction Temperature (T<sub>J</sub>) 175°C CDIP PDIP 140°C

#### **DC Characteristics for FCT Family Devices**

Typical values are at  $V_{CC} = 5.0V$ , 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com:  $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0$ °C to +70°C; Mil:  $V_{CC} = 5.0V \pm 10\%$   $T_A = -55$ °C to +125°C.

Symbol	Parameter	54FCT/74FCT			Units	Conditions		
	r ai ailletei	Min	Тур	Max	Units			
V <sub>IH</sub>	Minimum HIGH Level Input Voltage	2.0			٧			
V <sub>IL</sub>	Maximum Low Level Input Voltage			0.8	٧			
l <sub>IH</sub>	Input High Current			5.0 5.0	μА	V <sub>CC</sub> = Max	V <sub>I</sub> = V <sub>CC</sub> V <sub>I</sub> = 2.7V (Note 2)	
IIL	Input Low Current			-5.0 -5.0	μА	$V_{CC} = Max$ $V_{I} = 0.5V$ (Note $V_{I} = GND$		
l <sub>OZ</sub>	Maximum TRI-STATE Current			10.0 10.0 -10.0 -10.0	μА	V <sub>CC</sub> = Max	$V_{O} = V_{CC}$ $V_{O} = 2.7V \text{ (Note 2)}$ $V_{O} = 0.5V \text{ (Note 2)}$ $V_{O} = \text{GND}$	
V <sub>IK</sub>	Clamp Diode Voltage		-0.7	-1.2	V	$V_{CC} = Min; I_{IN} = -18 m$	nA	
los	Short Circuit Current	-60	-120		mA	V <sub>CC</sub> = Max (Note 1); V <sub>O</sub> = GND		
V <sub>OH</sub>	Minimum High Level	2.8	3.0			$V_{CC} = 3V; V_{IN} = 0.2V \text{ or } V_{HC}; I_{OH} = -32 \mu\text{A}$		
	Output Voltage	V <sub>HC</sub>	Vcc		] <sub>v</sub>	V <sub>CC</sub> = Min	$I_{OH} = -300 \mu\text{A}$	
		2.4	4.3		•	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$l_{OH} = -12  \text{mA}  \text{(Mil)}$	
		2.4	4.3				$I_{OH} = -15 \text{mA}$ (Com	
V <sub>OL</sub>	Maximum Low Level		GND	0.2		$V_{CC} = 3V; V_{IN} = 0.2V \text{ or}$	r V <sub>HC</sub> ; I <sub>OL</sub> = 300 μA	
	Output Voltage		GND	0.2	\ v	V <sub>CC</sub> = Min	I <sub>OL</sub> = 300 μA	
			0.3	0.50		$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 32 mA (Mil)	
			0.3	0.50			I <sub>OL</sub> = 48 mA (Com)	

#### **DC Characteristics for FCT Family Devices**

Typical values are at  $V_{CC} = 5.0V$ , 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com:  $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0$ °C to +70°C; Mil:  $V_{CC} = 5.0V \pm 10\%$   $T_A = -55$ °C to +125°C. (Continued)

Symbol	Parameter	74FCT		Units	Conditions		
Syllibol	raiametei	Min	Тур	Max		Cond	idons
lcc	Maximum Quiescent Supply Current		0.001	1.5	mA	$\begin{aligned} &V_{CC} = Max \\ &V_{IN} \geq V_{HC}, V_{IN} \leq 0.2V \\ &f_{I} = 0 \end{aligned}$	
ΔI <sub>CC</sub>	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	V <sub>CC</sub> = Max V <sub>IN</sub> = 3.4V (Note 3)	
ICCD	Dynamic Power Supply Current (Note 4)		0.25	0.45	mA/MHz	V <sub>CC</sub> = Max Outputs Open  OE = GND  LE = V <sub>CC</sub> One Input Toggling 50% Duty Cycle	$V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$
lc	Total Power Supply Current (Note 6)		1.5	4.5		Outputs Open  OE = GND  LE = V <sub>CC</sub> f <sub>I</sub> = 10 MHz  One Bit Toggling 50% Duty Cycle  (Note 5)  VIII  VI	$V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$
			1.8	5.0	mA		$V_{IN} = 3.4V$ $V_{IN} = GND$
			3.0	8.0	l IIIA		$V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$
	,		5.0	14.5		LE = V <sub>CC</sub> f <sub>I</sub> = 2.5 MHz Eight Bits Toggling 50% Duty Cycle	V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND
VH	Input Hysteresis on LE Only		200		m∨		

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ( $V_{IN}=3.4V$ ); all other inputs at  $V_{CC}$  or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

Note 6: IC = IQUIESCENT + INPUTS + IDYNAMIC

 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$ 

I<sub>CC</sub> = Quiescent Current

 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

D<sub>H</sub> = Duty Cycle for TTL inputs High

N<sub>T</sub> = Number of Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f<sub>I</sub> = Input Frequency

N<sub>I</sub> = Number of Inputs at f<sub>I</sub>

All currents are in milliamps and all frequencies are in megahertz.

Note 7: For 54FCT, I<sub>CCD</sub> = 0.40 mA/MHz. Refer to applicable standard military drawing or NSC Table I for test conditions and I<sub>C</sub>/I<sub>CC</sub> limits.

### AC Electrical Characteristics: See Section 2 for waveforms

	Parameter	54FCT/74FCT	74FCT		54FCT			
Symbol		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V	R <sub>L</sub> =	; = Com 500Ω 50 pF	$\begin{aligned} & \textbf{T_A, V_{CC}} &= \textbf{MiI} \\ & \textbf{R_L} &= 500\Omega \\ & \textbf{C_L} &= 50  \text{pF} \\ & \textbf{Min} & \textbf{Max} \end{aligned}$		Units	Fig. No.
		Тур	Min (Not	te 1) Max				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $D_n$ to $\overline{O}_n$	6.0	1.5	10.0	1.5	8.5	ns	2-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to On	9.0	2.0	13.0	2.0	9.5	ns	2-8
t <sub>PZH</sub>	Output Enable Time	8.0	1.5	11.0	1.5	12.5	ns	2-11
t <sub>PHZ</sub>	Output Disable Time	6.0	1.5	7.0	1.5	8.5	ns	2-11
ts	Set Up Time High or Low D <sub>n</sub> to LE	1.0	2.0		2.0		ns	2-10
t <sub>H</sub>	HOLD Time High or Low D <sub>n</sub> to LE	1.0	1.5		3.0		ns	2-10
tw	LE Pulse Width High or Low	5.0	6.0		6.0		ns	2-9

Note 1: Minimum limits are guaranteed but not tested on Propagation Delays

## Capacitance ( $T_A = +25C$ , f = 1.0 MHz)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>in</sub>	Input Capacitance	6	10	pF	$V_{IN} = 0V$
Cout	Output Capacitance	8	12	pF	V <sub>out</sub> = 0V

Note: This parameter is measured at characterization but not tested  $c_{\mbox{\scriptsize OUT}}$  for 74FCT only.