

PKGS	Ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	74196PC, 74LS196PC		9A
Ceramic DIP (D)	Α	74196DC, 74LS196DC	54196DM, 54LS196DM	6A
Flatpak (F)	A	74196FC, 74LS196FC	54196FM, 54LS196FM	31



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/3.0	1.0/1.5	
CP1	÷5 Section Clock Input (Active Falling Edge)	3.0/4.0	2.0/1.75	
MR	Asynchronous Master Reset Input (Active LOW)	2.0/2.0	1.0/0.5	
P0 - P3	Parallel Data Inputs	1.0/1.0	0.5/0.25	
Po P3 PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25	
Q0 — Q3*	Flip-flop Outputs*	20/10	10/5.0 (2.5)	

Qo is guaranteed to drive the full rated fan-out plus the \overline{CP}_1 input.

FUNCTIONAL DESCRIPTION — The '196 and '197 are asynchronous presettable decade and binary ripple counters. The '196 decade counter is partitioned into divide-by-two and divide-by-five sections while the '197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\overline{CP_0}$ input serves the Qo flip-flop in both circuit types while the $\overline{CP_1}$ input serves the divide-by-five or divide-by-eight section. The Qo output is designed and specified to drive the rated fan-out plus the $\overline{CP_1}$ input. With the input frequency connected to $\overline{CP_0}$ and with Q₀ driving $\overline{CP_1}$, the '197 forms a straight forward modulo-16 counter, with Q₀ the least significant output and Q₃ the most significant output.

The '196 decade counter can be connected up to operate in two different count sequences. With the input frequency connected to \overline{CP}_0 and with Q_0 driving \overline{CP}_1 , the circuit counts in the BCD (8421) sequence. With the input frequency connected to \overline{CP}_1 and Q_3 driving \overline{CP}_0 , Q_0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The '196 and '197 have an asynchronous active LOW Master Reset input (\overline{MR}) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (\overline{PL}) overrides the clock inputs and loads the data from Parallel Data ($P_0 - P_3$) inputs into the flip-flops. While \overline{PL} is LOW, the counters act as transparent latches and any change in the P_n inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of \overline{PL} should be observed.



LOGIC DIAGRAM

+5 STATE DIAGRAM





MODE SELECT TABLE

INPUTS		ITS	RESPONSE			
MR	PL	CP				
L H H	X L H	х х т	Q _n forced LOW Pn→ Qn Count Up			

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARMETER		54/74		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max	00		
ίн	Input HIGH Current	CP0 '196 CP1 '197 CP1		1.0 1.0 1.0		0.2 0.4 0.2	mA	$V_{CC} = Max, V_{IN} = 5.5 V$
lcc	Power Supply Currer	it		59		20	mA	V _{CC} = Max All Inputs = Gnd

		54/74		54/74LS		UNITS	CONDITIONS		
SYMBOL	PARAMETER	$C_{L} = 15 \text{ pF}$ $R_{L} = 400 \Omega$		C _L = 15 pF					
			Min	Max	Min	Max			
f _{max}	Maximum Count Frequency at CPo	'196 '197	50 50		45 50		MHz	Figs. 3-1, 3-9	
f _{max}	Maximum Count Frequency at CP ₁	'196 '197	25 25		22.5 25		MHz	Fig. 3-9	
PLH PHL	Propagation Delay \overline{CP}_0 to Q_0			12 15		12 12	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q1			18 21		14 14	ns	Figs. 3-1, 3-9	
iрLH iрнL	Propagation Delay CP1 to Q2	'196		36 42		34 32	ns	Figs. 3-1, 3-9	
tРLН tPHL	Propagation Delay \overline{CP}_1 to Q_2	'197		36 42		36 34	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q3	'196		21 18		18 18	ns	Figs. 3-1, 3-9	
tPLH tPHL	Propagation Delay CP1 to Q3	'197		54 63		50 55	ns	Figs. 3-1, 3-9	
tplh tphl	Propagation Delay Pn to Qn			24 38		15 35	ns	Figs. 3-2, 3-5	
tPLH tPHL	Propagation Delay PL to Qn			33 36		24 35	ns	Figs. 3-1, 3-17	
tphL	Propagation Delay MR to Qn			37		37	ns	Figs. 3-1, 3-17	
AC OPER	ATING REQUIREMENTS: V	cc = +5	.0 V, T/	x = +2	5° C				
			r	/74		74LS			
SYMBOL	PARAMETER		Min	Max	Min	Max	UNITS	CONDITIONS	
ts (H) ts (L)	Setup Time HIGH or LOV Pn to PL	V	10 15		8.0 12		ns	Fig. 3-13	
t _h (H) t _h (L)	Hold Time HIGH or LOW	ii)	0		0 6.0		ns	Fig. 3-13	
t _w (H)	CP ₀ Pulse Width HIGH	'196 '197	20 20	-	12 10		ns	Fig. 3-9	
t _w (H)	CP1 Pulse Width HIGH	'196 '197	30 30		24 20		ns	Fig. 3-9	
t _w (L)	PL Pulse Width LOW		20		18		ns	Fig. 3-17	
t _w (L)	MR Pulse Width LOW		15		12		ns	Fig. 3-17	
trec	Recovery Time PL to CPn		20		16		ns	Fig. 3-17	
	Recovery Time		20					Fig. 3-17	