54LS/74LS259 8-BIT ADDRESSABLE LATCH

DESCRIPTION — The '259 is a high speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable. It is functionally identical to the 9334 and 93L34 8-bit addressable latch.

- SERIAL-TO-PARALLEL CONVERSION
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR
- FULLY TTL AND CMOS COMPATIBLE

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG		
PKGS	оит	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE		
Plastic DIP (P)	A	74LS259PC		9B		
Ceramic DIP (D)	A	74LS259DC	54LS259DM	6B		
Flatpak (F)	A	74LS259FC	54LS259FM	4L		

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW		
$\overline{A_0 - A_2}$	Address Inputs	0.5/0.25		
D	Data Input	0.5/0.25		
Ē	Enable Input (Active LOW)	1.0/0.5		
CL	Conditional Clear Input (Active LOW)	0.5/0.25		
CL Q0 — Q7	Latch Outputs	10/5.0		
	·	(2.5)		





16 Vcc

A0 1



CONNECTION DIAGRAM PINOUT A

FUNCTIONAL DESCRIPTION — The '259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. in the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the '259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Truth Table below summarizes the operations of the '259.

Ē	CL	MODE
L	н	Addressable Latch
н	H	Memory
L	L	Active HIGH 8-Channel Demultiplexer
н	L	Clear

MODE	SELECT	TABLE
------	--------	-------

INPUTS						OUTPUTS								
CL	Ē	D	Ao	A1	A2	Qo	Q1	Q2	Q3	Q4	Q5	Q ₆	Q7	MODE
	Η ∟ ∟ ∟	X L H L H	XLLHH	Х L L L	X L L L	L L H L L								Clear Demultiplex
L	L	н	н	н	н	L	L	L	L	L	L	L	н	
н	н	Х	х	Х	Х	Qt-1	Qt-1	Qt-1	Qt-1	Qt-1	Q _{t-1}	Qt-1	Qt-1	Memory
I I I I I I						L H Qt-1 Qt-1 Qt-1 Qt-1	Qt-1 Qt-1 L H Qt-1 Qt-1	Qt-1 Qt-1 Qt-1 Qt-1 Qt-1 Qt-1	$\begin{array}{c} Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \end{array}$	$\begin{array}{c} Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \end{array}$	$\begin{array}{c} Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \end{array}$	$\begin{array}{c} Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \\ Q_{t-1} \end{array}$	Qt-1 Qt-1 Qt-1 Qt-1 L H	Addressable Latch

TRUTH TABLE

Qt-1 = Previous Output State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

