



FUNCTIONAL DESCRIPTION - The '323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S<sub>0</sub> and S<sub>1</sub> as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q<sub>0</sub> and Q<sub>7</sub> are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on SR overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S<sub>0</sub> and S<sub>1</sub> in preparation for a parallel load operation.



## **MODE SELECT TABLE**

## 323

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
lcc	Power Supply Current		60	mA	V <sub>CC</sub> = Max, Outputs Disabled
	ACTERISTICS: V <sub>CC</sub> = +5.0 V, T <sub>A</sub> =	+25° C (See §	Section 3 for	r waveforms a	and load configurations
		54/74LS CL = 15 pF		UNITS	CONDITIONS
	PARAMETER				
		Min	Max	]	
fmax	Maximum Input Frequency	35		MHz	Figs. 3-1, 3-8
tPLH	Propagation Delay CP to Q <sub>0</sub> or Q <sub>7</sub>		23 25	ns	
					Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to I/O <sub>n</sub>		25 29	ns	
tpzh tpzl	Output Enable Time		18 23	ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 k $\Omega$
tpHz			15	Ĩ	Figs. 3-3, 3-11, 3-12

## AC OPERATING REQUIREMENTS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	24 24		ns	- Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW $S_0$ or $S_1$ to CP	0 0		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW I/On, D <sub>S0</sub> , D <sub>S7</sub> to CP	10 10		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW I/On, D <sub>50</sub> , D <sub>57</sub> to CP	0 0		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW	15 15		ns	- Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW	0 0		ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8