54H/74H78 54LS/74LS78

DUAL JK FLIP-FLOP

(With Common Clear and Clock and Separate Set Inputs)

DESCRIPTION — The 'H78 is a dual JK master/slave flip-flop with separate Direct Set inputs, a common Direct Clear input and a common Clock Pulse input. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows: 1) isolate slave from mas-2ter; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave. The logic state of the J and K inputs must not be allowed to change when the clock pulse is in a HIGH state.

TRUTH TABLE

INPUTS		OUTPUT		
@ t _n		@ tn + 1		
J	к	Q		
L	L	Qn		
L Н	H L	L		
H	Ĥ	Qn		

tn + 1 = Bit time after clock pulse.

CLOCK WAVEFORM





Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D is makes both Q and \overline{Q} HIGH

The 'LS78 is a dual JK, negative edge-triggered flip-flop which also offers separate Direct Set inputs, a common Direct Clear and common Clock Pulse input. When the Clock Pulse input is HIGH, the JK inputs are enabled and data is accepted. This data will be transferred to the outputs according to the Truth Table on the HIGH-to-LOW clock transitions.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 V \pm 5\%,$ T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic	A	74H78PC		9A
DIP (P)	В	74LS78PC]
Ceramic	A	74H78DC	54H78DM	6A
DIP (D)	В	74LS78DC	54LS78DM	1
Flatpak	A	74H78FC	54H78FM	31
(F)	в	74LS78FC	54LS78FM	1 "



PIN NAMES	DESCRIPTION			ih (U.L.) H/LOW	54/74LS (U.L.) HIGH/LOW
J1, J2, K1, K2 CP Co So1, So2 Q1, Q1, Q2, Q2	Data Inputs Clock Pulse Input (Active Fa Direct Clear Input (Active LC Direct Set Inputs (Active LO Outputs	ow)		25/1.25 2.5/2.5 5.0/5.0 2.5/2.5 5/12.5	0.5/0.25 4.0/1.0 3.0/1.0 1.5/0.5 10/5.0 (2.5)
	-	OGIC DIAG one half sho			
					THER IP-FLOP
DC CHARACTE	RISTICS OVER OPERATING T			(unless othe	erwise specified)
SYMBOL	PARAMETER	54/74H	54/74LS	UNITS	CONDITIONS

SYMBOL	PARAMETER	54//4H	54/74LS		CONDITIONS
		Min Max	Min Max		
lcc	Power Supply Current	50	8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISITICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

	PARAMETER	54/74H	54/74LS C _L = 15 pF		UNITS	CONDITIONS
SYMBOL		C _L = 25 pF R _L = 280 Ω				
		Min Max	Min	Мах		
fmax	Maximum Clock Frequency	25	30		MHz	Figs. 3-1, 3-9
tPLH tPHL	$\frac{Propagation}{CP} \frac{Delay}{On}$	21 27		20 30	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay \overline{C}_D or \overline{S}_{Dn} to Q_n or \overline{Q}_n	13 24		20 30	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/	54/74H		74LS	UNITS	CONDITIONS
		Min	Max	Min	Max		CONDITIONS
ts (H)	Setup Time HIGH Jn or Kn to CP	0		20		ns	
t _h (H)	Hold Time HIGH Jn or Kn to CP	0		0		ns	Fig. 3-18 ('H78)
ts (L)	Setup Time LOW Jn or Kn to CP	0		20		ns	Fig. 3-7 ('LS78)
t _h (L)	Hold Time LOW Jn or Kn to CP	0		0		ns	
t _w (H) t _w (D	CP Pulse Width	12 28		20 13.5		ns	Fig. 3-9
tw (L)	CD or SDn Pulse Width LOW	16		25		ns	Fig. 3-10