# 5910

### HIGH-VOLTAGE BiMOS III 10-BIT SERIAL-INPUT, LATCHED DRIVERS



Note that the dual in-line package (designator 'A') and small-outline IC package (designator 'LW') are electrically identical and share a common terminal number assignment.

#### ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Logic Supply Voltage, V <sub>DD</sub> 15 V
Driver Supply Voltage, V <sub>BB</sub>
UCN5910A/LW 150 V
Suffix "-2" 140 V
Continuous Output Current Range,
I <sub>OUT</sub>
Input Voltage Range,
Input Voltage Range,

 $T_A$  ...... -20°C to +85°C Storage Temperature Range,

T<sub>S</sub>..... -55°C to +150°C

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges. The UCN5910x combines a 10-bit CMOS shift register and accompanying data latches, control circuitry, high-voltage bipolar sourcing outputs with DMOS active pull-downs. Designed primarily to drive ink-jet and piezoelectric printers, large flat-panel vacuum-fluorescent or ac plasma displays, the 140 V or 150 V and  $\pm$ 50 mA output ratings also allow these devices to be used in many other peripheral power driver applications. The lower-cost (suffix "-2") devices are identical to the basic devices except for output voltage rating.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, serial-data input rates are typically over 5 MHz, with significantly higher speeds obtainable at 12 V. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices for up to 60-volt operation are available in 10, 12, 20, and 32-bit configurations.

The UCN5910A/LW output source drivers are npn Darlingtons capable of sourcing at least 40 mA. The DMOS active pull-downs are capable of sinking at least 30 mA. For inter-digit blanking, all of the output drivers can be disabled and the DMOS sink drivers turned ON by the BLANKING input high.

The UCN5910A and UCN5910A-2 are furnished in a 20-pin dual in-line plastic package. The surface-mount UCN5910LW and UCN5910LW-2 are furnished in a wide-body, small-outline plastic package (SOIC) with gull-wing leads. Copper lead frames, reduced supply current requirements, and lower output saturation voltages allow all devices to be operated at  $\pm 20$  mA from all outputs (50% duty cycle), at ambient temperatures up to  $+30^{\circ}$ C, or at  $\pm 15$  mA to  $+55^{\circ}$ C.

### FEATURES

for TL4810B

- High-Speed Source Drivers
- 140 V (suffix "-2") or 150 V Minimum Output Breakdown
  Improved Replacements
- Low Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- To 3.3 MHz Data Input Rate
- Active DMOS Pull-Downs
- **PRELIMINARY INFORMATION** (Subject to change without notice) October 19, 1999

Always order by complete part number, e.g., UCN5910A-2.





### FUNCTIONAL BLOCK DIAGRAM





Dwg. EP-010-4A

### **TYPICAL OUTPUT DRIVER**







115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1984, 1999, Allegro MicroSystems, Inc.

## ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ , $V_{BB} = 150$ V (basic devices) or 140 V (suffix "-2") unless otherwise noted.

			Limits @ V <sub>DD</sub> = 5 V			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	V <sub>OUT</sub> = 0 V, T <sub>A</sub> = +70°C	_	-5.0	-15	-	-5.0	-15	μA
Output Voltage	V <sub>OUT(1)</sub>	Basic, I <sub>OUT</sub> = -40 mA	145	148	_	145	148	_	V
		Suffix "-2", I <sub>OUT</sub> = -40 mA	135	_	_	135	_	_	V
	V <sub>OUT(0)</sub>	I <sub>OUT</sub> = 5 mA	_	2.5	3.2	_	2.0	3.2	V
		I <sub>OUT</sub> = 10 mA	_	5.0	_	_	_	-	V
		I <sub>OUT</sub> = 30 mA	_	_	-	_	12	25	V
Output Pull-Down Current	I <sub>OUT(0)</sub>	$V_{OUT}$ = 5 V to $V_{BB}$	10	14	_	_	_	-	mA
		$V_{OUT}$ = 20 V to $V_{BB}$	_	_	-	25	40	—	mA
Input Voltage	V <sub>IN(1)</sub>		3.5	-	5.3	10.5	—	12.3	V
	V <sub>IN(0)</sub>		-0.3	_	+0.8	-0.3	_	+0.8	V
Input Current	I <sub>IN(1)</sub>	$V_{IN} = V_{DD}$	_	0.05	0.5	_	0.05	1.0	μA
	I <sub>IN(0)</sub>	V <sub>IN</sub> = 0.8 V	-0.3	_	-0.8	-0.3	_	-0.8	μA
Serial Data Output Voltage	V <sub>OUT(1)</sub>	I <sub>OUT</sub> = -200 μA	4.5	5.0	-	11.7	12	—	V
	V <sub>OUT(0)</sub>	I <sub>OUT</sub> = 200 μA	_	200	250	_	200	250	mV
Maximum Clock Frequency	f <sub>clk</sub>		3.3	5.0	-	5.0	_	—	MHz
Supply Current	I <sub>DD(1)</sub>	All Outputs High	_	320	450	_	650	800	μA
	I <sub>DD(0)</sub>	All Outputs Low	_	320	450	_	650	800	μA
	I <sub>BB(1)</sub>	Outputs High, No Load	_	0.6	1.75	_	0.9	1.75	mA
	I <sub>BB(0)</sub>	Outputs Low	_	10	100	_	10	100	μΑ
Blanking to Output Delay	t <sub>PHL</sub>	C <sub>L</sub> = 30 pF, 50% to 50%	_	0.7	0.9	_	0.35	0.6	μs
	t <sub>PLH</sub>	C <sub>L</sub> = 30 pF, 50% to 50%	_	0.9	1.3	_	0.35	0.6	μs
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 30 pF, 90% to 10%	_	1.3	1.5	_	0.6	0.7	μs
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 30 pF, 10% to 90%	_	1.2	1.5	-	1.0	1.2	μs

Negative current is defined as coming out of (sourcing) the specified device terminal.



### TIMING CONDITIONS (T<sub>A</sub> = +25°C, V<sub>DD</sub> = 12 V, Logic Levels are V<sub>DD</sub> and Ground)

Α.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	. 75 ns
В.	Minimum Data Active Time After Clock Pulse	
	(Data Hold Time)	. 75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	100 ns
Ε.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G.	Typical Time Between Strobe Activation and	
	Output Transition	750 ns

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUT-PUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

		Shift Register Contents						Serial		Latch Contents						Output Contents						
	Clock Input		I <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Data Output	Strobe Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Blanking	I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>
Н	Г	н	R <sub>1</sub>	R <sub>2</sub>		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>														
L	Г	L	$R_1$	$R_2$		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>														
Х	L	R <sub>1</sub>	$R_2$	R <sub>3</sub>		R <sub>N-1</sub>	R <sub>N</sub>	R <sub>N</sub>														
		х	Х	Х		Х	х	х	L	R <sub>1</sub>	$R_2$	$R_3$		R <sub>N-1</sub>	$R_N$							
		P <sub>1</sub>	P <sub>2</sub>	Ρ3		P <sub>N-1</sub>	P <sub>N</sub>	P <sub>N</sub>	Н	P <sub>1</sub>	P <sub>2</sub>	Ρ3		P <sub>N-1</sub>	P <sub>N</sub>	L	P <sub>1</sub>	P <sub>2</sub>	$P_3$		P <sub>N-1</sub>	P <sub>N</sub>
										Х	Х	Х		Х	Х	н	L	L	L		L	L

### **TRUTH TABLE**

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State



#### UCN5910A & UCN5910A-2



Dimensions in Inches (controlling dimensions)

NOTES:1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.

#### **Dimensions in Inches** (for reference only) 20 || 11 0.0125 0.0091 0.419 0.394 0.2992 0.2914 0.050 0.016 ŧ 0.020\_ 3 0.050 4 0.013 0.5118 0.4961 BSC 0° то 8°, 0.0926 0.1043 -0.0040 MIN. Dwg. MA-008-20 in **Dimensions in Millimeters** (controlling dimensions) 11 20 0.32 10.65 10.00 7.60 7.40 1.27 0.40 Н D 0.51 2 3 1.27 BSC -0° то 8°, 0.33 13.00 12.60 2.65 2.35 0.10 MIN. Dwg. MA-008-20 mm

### UCN5910LW & UCN5910LW-2

NOTES:1. Exact body and lead configuration at vendor's option within limits shown. 2. Lead spacing tolerance is non-cumulative.



This page intentionally left blank

### BiMOS II (Series 5800), BiMOS III (Series 5900), & DABiC IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS

Function	Output	Part Number <sup>†</sup>							
SERIAL-INPUT LATCHED DRIVERS									
8-Bit (saturated drivers)	-120 mA	50 V‡	5895						
8-Bit	350 mA	50 V	5821						
8-Bit	350 mA	80 V	5822						
8-Bit	350 mA	50 V‡	5841						
8-Bit	350 mA	80 V‡	5842						
8-Bit (constant-current LED driver)	75 mA	17 V	6275						
9-Bit	1.6 A	50 V	5829						
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10						
10-Bit (active pull-downs)	-40 mA	140 V	5910-2						
10-Bit (active pull-downs)	-40 mA	150 V	5910						
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811						
16-Bit (constant-current LED driver)	75 mA	17 V	6276						
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812						
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818						
32-Bit	100 mA	30 V	5833						
32-Bit (saturated drivers)	100 mA	40 V	5832						
PARALLEL	-INPUT LATCHED	DRIVERS							
4-Bit	350 mA	50 V‡	5800						
8-Bit	-25 mA	60 V	5815						
8-Bit	350 mA	50 V‡	5801						
SPECI	AL-PURPOSE DEV	ICES							
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804						
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817						

\* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000