## 54/74192 54LS/74LS192

## **UP/DOWN DECADE COUNTER**

(With Separate Up/Down Clocks)


**DESCRIPTION** — The '192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.


#### **ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS OU		$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE	
Plastic DIP (P)	Α	74192PC, 74LS192PC		9B	
Ceramic DIP (D)	А	74192DC, 74LS192DC	54192DM, 54LS192DM	6B	
Flatpak (F)	Α	74192FC, 74LS192FC	54192FM, 54LS192FM	4L	

# CONNECTION DIAGRAM PINOUT A



#### LOGIC SYMBOL



#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	<b>54/74LS (U.L.)</b> HIGH/LOW
CPu	Count Up Clock Input	1.0/1.0	0.5/0.25
	(Active Rising Edge)		
CPD	Count Down Clock Input	1.0/1.0	0.5/0.25
	(Active Rising Edge)		1
MR	Asynchronous Master Reset Input	1.0/1.0	0.5/0.25
2.2	(Active HIGH)		
PL	Asynchronous Parallel Load Input	1.0/1.0	0.5/0.25
	(Active LOW)		
$P_0 - P_3$	Parallel Data Inputs	1.0/1.0	0.5/0.25
$Q_0 - Q_3$	Flip-flop Outputs	20/10	10/5.0
			(2.5)
TC <sub>D</sub>	Terminal Count Down (Borrow)	20/10	10/5.0
	Output (Active LOW)		(2.5)
TCu	Terminal Count Up (Carry)	20/10	10/5.0
_	Output (Active LOW)	22	(2.5)

**FUNCTIONAL DESCRIPTION** — The '192 and '193 are asynchronously presettable decade and 4-bit binary synchronous up/down (reversible) counters. The operating modes of the '192 decade counter and the '193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagram. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.


Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up  $(\overline{TC}_U)$  and Terminal Count Down  $(\overline{TC}_D)$  outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the '192, 15 for the '193), the next HIGH-to-LOW transition of the Count Up Clock will cause  $\overline{TC}_U$  to go LOW.  $\overline{TC}_U$  will stay LOW until CP<sub>U</sub> goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the  $\overline{TC}_D$  output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the  $\overline{TC}$  outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{TC}_U = Q_0 \bullet Q_3 \bullet \overline{CP}_U$$

$$\overline{TC}_D = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet \overline{CP}_D$$

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load  $(\overline{PL})$  and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs  $(P_0 - P_3)$  is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.




#### **MODE SELECT TABLE**

MR	PL	CPu	CPD	MODE		
Н	Х	Х	Х	Reset (Asyn.)		
L	L	X	Х	Preset (Asyn.)		
L	Н	Н	н	No Change		
L	н		н	Count Up		
L	Н	Н	7	Count Down		

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

#### STATE DIAGRAM



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/74		54/74LS		UNITS	CONDITIONS	
			MIn	Max	Min	Max			
los	Output Short Circuit Current	XM	-20 -18	-65 -65	-20 -20	-100 -100	mA	V <sub>CC</sub> = Max	
lcc	Power Supply Current	XM		89 102		34 34	mA	V <sub>CC</sub> = Max; MR, PL = Gnd Other Inputs = 4.5 V	

## AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

		54/74	54/74LS	UNITS	CONDITIONS	
SYMBOL	PARAMETER	$C_L = 15 pF$ $R_L = 400 \Omega$	C <sub>L</sub> = 15 pF			
		Min Max	Min Max		_	
fmax	Maximum Count Frequency	25	30	MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP <sub>U</sub> or CP <sub>D</sub> to Q <sub>n</sub>	38 47	31 28	ns		
tpLH tpHL	Propagation Delay CPu to TCu	26 24	16 21	ns	Figs. 3-1, 3-5	
tpLH tpHL	Propagation Delay CP <sub>D</sub> to TC <sub>D</sub>	24 24	16 24		, .g.,,	
tPLH tPHL	Propagation Delay P <sub>n</sub> to Q <sub>n</sub>		20 30	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay PL to Q <sub>n</sub>	40 40	32 30	ns	Figs. 3-1, 3-16	
tphL	Propagation Delay, MR to Qn	35	25			

AC OPERATING	REQUIRE	MENTS: Vac	= +5.0  V. T	$\Delta = +25^{\circ}C$

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS
	TANAMETEN	Min Max	Min Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW Pn to PL	20 20	20 10	ns	Fig. 3-13
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW	0 3.0	3.0 3.0		CPU = CPD = LOW
tw (L)	CP Pulse Width LOW	20	17	ns	Fig. 3-8
t <sub>w</sub> (L)	PL Pulse Width LOW	20	20		
tw (H)	MR Pulse Width HIGH	20	15	ns	Fig. 3-16
trec	Recovery Time, MR to CP	6.0	3.0	7 "	11g. 0 10
trec	Recovery Time, PL to CP	6.0	10	7	