54/7475 4-BIT BISTABLE LATCH

DESCRIPTION — The '75 latch is used as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH.

The '75 features complementary Q and \overline{Q} output from a 4-bit latch and is available in 16-pin packages. For higher component density applications, the '77 4-bit latch is available in the 14-pin package with \overline{Q} outputs omitted.

ORDERING CODE: See Section 9 **COMMERCIAL GRADE MILITARY GRADE** PKG PIN $V_{CC} = +5.0 V \pm 5\%$, $V_{CC} = +5.0 V \pm 10\%$ PKGS OUT TYPE $T_A = 0^\circ C$ to $+70^\circ C$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ Plastic A 7475PC 9B DIP (P) Ceramic A 7475DC 5475DM 6B DIP (D) Flatpak A 7475FC 5475FM 4L (F)



PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
D1 — D4	Data Inputs	2.0/2.0
E1,2	Enable Input, Latches 1, 2	4.0/4.0
E2,3	Enable Input, Latches 3, 4	4.0/4.0
Q1 - Q4	Latch Outputs	10/10
$\overline{Q}_1 - \overline{Q}_4$	Complementary Latch Outputs	10/10

75











SYMBOL		54	54/74 CL = 15 pF RL = 400 Ω		CONDITIONS
	PARAMETER				
		Min	Max		
tРLH tPHL	Propagation Delay D to Q		30 25	ns	Figs. 3-1, 3-5
tPLH tPHL	Propagation Delay D to Q		40 15	ns	Figs. 3-1, 3-4
tРLH tPHL	Propagation Delay E to Q, Q		30 15	ns	Figs. 3-1, 3-8

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74			CONDITIONS
		Min	Max		
ts (H)	Setup Time HIGH, D to E	20		ns	Fig. 3-14
t _h (H)	Hold Time HIGH, D to E	0		ns	Fig. 3-14
ts (L)	Setup Time LOW, D to E	20		ns	Fig. 3-14
t _h (L)	Hold Time LOW, D to E	0		ns	Fig. 3-14
t _w (H)	E Pulse Width HIGH	20		ns	Fig. 3-8