November 1992	
Revised January	1999

4ABT899 9-Bit Latchable Transceiver with Parity Generator/Checker

#### FAIRCHILD

SEMICONDUCTOR

## 74ABT899 9-Bit Latchable Transceiver with Parity Generator/Checker

#### **General Description**

The ABT899 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver or it can generate/check parity from the 8-bit data busses in either direction.

The ABT899 features independent latch enables for the Ato-B direction and the B-to-A direction, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.

#### **Features**

- Latchable transceiver with output sink of 64 mA
- Option to select generate parity and check or "feed-through" data/parity in directions A-to-B or B-to-A
- Independent latch enables for A-to-B and B-to-A directions
- Select pin for ODD/EVEN parity
- ERRA and ERRB output pins for parity checking

- Ability to simultaneously generate and check parity
- May be used in systems applications in place of the 543 and 280
- May be used in system applications in place of the 657 and 373 (no need to change T/R to check parity)
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Disable time less than enable time to avoid bus contention

#### **Ordering Code:**

Order Number	Package Number	Package Description
74ABT899CSC	M28B	28-Lead Small Outline Integrated Circuit (SOIC), MS-013, 0.300" Wide Body
74ABT899CMSA	MSA28	28-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT899CQC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450" Square

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

# **Connection Diagrams**





# 74ABT899

#### **Pin Descriptions**

Pin Names	Descriptions
A <sub>0</sub> -A <sub>7</sub>	A Bus Data Inputs/Data Outputs
В <sub>0</sub> –В <sub>7</sub>	B Bus Data Inputs/Data Outputs
APAR, BPAR	A and B Bus Parity Inputs/Outputs
ODD/EVEN	ODD/EVEN Parity Select, Active LOW for EVEN Parity
GBA, GAB	Output Enables for A or B Bus, Active LOW
SEL	Select Pin for Feed-Through or Generate Mode, LOW for Generate Mode
LEA, LEB	Latch Enables for A and B Latches, HIGH for Transparent Mode
ERRA, ERRB	Error Signals for Checking Generated Parity with Parity In, LOW if Error Occurs

#### **Functional Description**

The ABT899 has three principal modes of operation which are outlined below. These modes apply to both the A-to-B and B-to-A directions.

- Bus A (B) communicates to Bus B (A), parity is generated and passed on to the B (A) Bus as BPAR (APAR). If LEB (LEA) is HIGH and the Mode Select (SEL) is LOW, the parity generated from  $\underline{\mathsf{B[0:7]}}$  (A[0:7]) can be checked and monitored by ERRB (ERRA).
- Bus A (B) communicates to Bus B (A) in a feed-through ٠ mode if SEL is HIGH. Parity is still generated and checked as ERRA and ERRB in the feed-through mode (can be used as an interrupt to signal a data/parity bit error to the CPU).
- Independent Latch Enables (LEA and LEB) allow other permutations of generating/checking (see Function Table below).

#### **Function Table**

Inputs			Operation		
GAB	GBA	SEL	LEA	LEB	
Н	Н	Х	Х	Х	Busses A and B are 3-STATE.
Н	L	L	L	Н	Generates parity from B[0:7] based on O/ $\overline{E}$ (Note 1). Generated parity $\rightarrow$ APAR. Generated parity checked against BPAR and output as $\overline{ERRB}$ .
н	L	L	Н	Н	Generates parity from B[0:7] based on $O/\overline{E}$ . Generated parity $\rightarrow$ APAR. Generated parity checked against BPAR and output as $\overline{ERRB}$ . Generated parity also fed back through the A latch for generate/check as $\overline{ERRA}$ .
Н	L	L	Х	L	Generates parity from B latch data based on O/ $\overline{E}$ . Generated parity $\rightarrow$ APAR. Generated parity checked against latched BPAR and output as $\overline{ERRB}$ .
Н	L	Н	Х	Н	BPAR/B[0:7] $\rightarrow$ APAR/A0:7] Feed-through mode. Generated parity checked against BPAR and output as ERRB.
Н	L	Н	Н	Н	$BPAR/B[0:7] \to APAR/A[0:7]$
					Feed-through mode. Generated parity checked against BPAR and output as ERRB. Generated parity also fed back through the A latch for generate/check as ERRA.
L	Н	L	Н	L	Generates parity for A[0:7] based on $O/\overline{E}$ . Generated parity $\rightarrow$ BPAR. Generated parity checked against APAR and output as $\overline{ERRA}$ .
L	Η	L	Н	Н	Generates parity from A[0:7] based on O/E. Generated parity $\rightarrow$ BPAR. Generated parity checked against APAR and output as ERRA. Generated parity also fed back through the B latch for generate/check as ERRB.
L	Н	L	L	Х	Generates parity from A latch data based on $O/\overline{E}$ . Generated parity $\rightarrow$ BPAR. Generated parity checked against latched APAR and output as $\overline{ERRA}$ .
L	Н	Н	Н	L	$APAR/A[0:7] \rightarrow BPAR/B[0:7]$
					Feed-through mode. Generated parity checked against APAR and output as ERRA.
L	Н	Н	Н	Н	APAR/A[0:7] $\rightarrow$ BPAR/B[0:7]
					Feed-through mode. Generated parity checked against APAR and output as ERRA. Generated parity also fed back through the B latch for generate/check as ERRB.

Note 1:  $O/\overline{E} = ODD/\overline{EVEN}$ 



74ABT899

#### Absolute Maximum Ratings(Note 2)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bi	as -55°C to +125°C
Junction Temperature under Bi	as
Plastic	$-55^{\circ}C$ to $+150^{\circ}C$
V <sub>CC</sub> Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disable or Power-	
Off State	-0.5V to +5.5V
in the HIGH State	–0.5V to V <sub>CC</sub>
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL}$ (mA)

DC Latchup Source Current Over Voltage Latchup (I/O) –500 mA 10V

# Recommended Operating Conditions

Free Air Ambient Temperature	-40°C to +85°C				
Supply Voltage	+4.5V to +5.5V				
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )					
Data Input	50 mV/ns				
Enable Input	20 mV/ns				
Note 2: Absolute maximum ratings are values beyond which the device					

may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

## **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Мах	Units	v <sub>cc</sub>	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH	2.5			V	Min	$I_{OH} = -3 \text{ mA}, (A_n, B_n, APAR, BPAR)$
	Voltage	2.0					$I_{OH} = -32 \text{ mA}, (A_n, B_n, APAR, BPAR)$
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA}, (A_n, B_n, APAR, BPAR)$
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA, (Non-I/O Pins)
							All Other Pins Grounded
IIH	Input HIGH Current			5	μΑ	Max	V <sub>IN</sub> = 2.7V (Non-I/O Pins) (Note 4)
							V <sub>IN</sub> = V <sub>CC</sub> (Non-I/O Pins)
I <sub>BVI</sub>	Input HIGH Current			7	μA	Max	V <sub>IN</sub> = 7.0V (Non-I/O Pins)
	Breakdown Test						
I <sub>BVIT</sub>	Input HIGH Current			100	μA	Max	V <sub>IN</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> , APAR, BPAR)
	Breakdown Test (I/O)						
IIL	Input LOW Current			-5	μA	Max	V <sub>IN</sub> = 0.5V (Non-I/O Pins) (Note 4)
							V <sub>IN</sub> = 0.0V (Non-I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			50	μA	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							$\overline{GAB}$ and $\overline{GBA} = 2.0 \text{V}$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-50	μA	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							$\overline{GAB}$ and $\overline{GBA} = 2.0 \mathrm{V}$
los	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n, APAR, BPAR)$
ICEX	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n, APAR, BPAR)$
I <sub>ZZ</sub>	Bus Drainage Test			100	μA	0.0V	$V_{OUT} = 5.5V (A_n, B_n, APAR, BPAR);$
	-						All Others GND
ссн	Power Supply Current			250	μA	Max	All Outputs HIGH
ICCL	Power Supply Current			34	mA	Max	All Outputs LOW, ERRA/B = HIGH (Note 5
I <sub>CCZ</sub>	Power Supply Current			250	μA	Max	Outputs 3-STATE All Others at $V_{CC}$ or GN
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$ All Others at $V_{CC}$ or GND
ICCD	Dynamic I <sub>CC</sub> : No Load			0.4	mA/MHz	Max	Outputs Open
	(Note 4)						$\overline{GAB}$ or $\overline{GBA} = GND$ , LE = HIGH
							Non-I/O = GND or $V_{CC}$
							One bit toggling, 50% duty cycle

Note 5: Add 3.75 mA for each ERR LOW.

www.fairchildsemi.com

### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions $\mathbf{C_L} = 50 \ \mathbf{pF}, \ \mathbf{R_L} = 500 \Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>		0.8	1.1	V	5.0	T <sub>A</sub> = 25°C (Note 6)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	-1.3	-0.8		V	5.0	T <sub>A</sub> = 25°C (Note 6)
V <sub>OHV</sub>	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T <sub>A</sub> = 25°C (Note 8)
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	2.2	1.8		V	5.0	T <sub>A</sub> = 25°C (Note 7)
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage		0.8	0.5	V	5.0	T <sub>A</sub> = 25°C (Note 7)

Note 6: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 7: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). Guaranteed, but not tested.

Note 8: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

# AC Electrical Characteristics

			$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter		$V_{CC} = +5.0V$	$V_{CC} = 4$	5V–5.5V	Units	
Symbol	Falameter		$C_L = 50 \ pF$		<b>C</b> <sub>L</sub> =		
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.5	3.0	4.8	1.5	4.8	ns
t <sub>PHL</sub>	A <sub>n</sub> , to B <sub>n</sub>	1.5	3.5	4.8	1.5	4.8	
t <sub>PLH</sub>	Propagation Delay	2.5	5.9	9.2	2.5	9.2	ns
t <sub>PHL</sub>	A <sub>n</sub> , B <sub>n</sub> to BPAR, APAR	2.5	5.8	9.2	2.5	9.2	
t <sub>PLH</sub>	Propagation Delay	2.5	5.4	8.5	2.5	8.5	ns
t <sub>PHL</sub>	A <sub>n</sub> , B <sub>n</sub> to ERRA, ERRB	2.5	5.4	8.5	2.5	8.5	
t <sub>PLH</sub>	Propagation Delay	1.5	3.7	6.0	1.5	6.0	ns
t <sub>PHL</sub>	APAR, BPAR to ERRA, ERRB	1.5	3.7	6.0	1.5	6.0	
t <sub>PLH</sub>	Propagation Delay	2.0	4.4	6.9	2.0	6.9	ns
t <sub>PHL</sub>	ODD/EVEN to APAR, BPAR	2.0	4.4	6.9	2.0	6.9	
t <sub>PLH</sub>	Propagation Delay	1.8	4.0	6.0	1.8	6.0	ns
t <sub>PHL</sub>	ODD/EVEN to ERRA, ERRB	1.8	4.0	6.0	1.8	6.0	
t <sub>PLH</sub>	Propagation Delay	1.5	3.8	6.0	1.5	6.0	ns
t <sub>PHL</sub>	SEL to APAR, BPAR	1.5	3.8	6.0	1.5	6.0	
t <sub>PLH</sub>	Propagation Delay	1.5	3.2	4.6	1.5	4.6	ns
t <sub>PHL</sub>	LEA, LEB to B <sub>n</sub> , A <sub>n</sub>	1.5	3.2	4.6	1.5	4.6	
t <sub>PLH</sub>	Propagation Delay	2.5	5.9	8.8	2.5	8.8	
t <sub>PHL</sub>	LEA, LEB to BPAR, APAR	2.5	5.7	8.8	2.5	8.8	ns
	Generate Mode						
t <sub>PLH</sub>	Propagation Delay	1.5	3.6	5.1	1.5	5.1	ns
t <sub>PHL</sub>	LEA, LEB to BPAR, APAR,	1.5	3.6	5.1	1.5	5.1	
	Feed Thru Mode						
t <sub>PLH</sub>	Propagation Delay	1.6	5.4	8.4	1.6	8.4	ns
t <sub>PHL</sub>	LEA, LEB to ERRA, ERRB	1.6	5.4	8.4	1.6	8.4	
t <sub>PZH</sub>	Output Enable Time	1.5	3.6	6.0	1.5	6.0	ns
t <sub>PZL</sub>	$\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to $A_n$ ,	1.5	3.4	6.0	1.5	6.0	
	APAR or B <sub>n</sub> , BPAR	1					
t <sub>PHZ</sub>	Output Disable Time	1.0	4.0	6.0	1.0	6.0	ns
t <sub>PLZ</sub>	$\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to A <sub>n</sub> ,	1.0	3.3	6.0	1.0	6.0	
	APAR or B <sub>n</sub> , BPAR	1					
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	1.5	3.3	5.4	1.5	5.4	ns
	APAR to BPAR, BPAR to APAR	1.5	3.8	5.4	1.5	5.4	

74ABT899

74ABT899

# AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	$T_{A} = -40^{\circ}$ $V_{CC} = 4$ $C_{L} =$	Units		
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.5	3.0	5.3	1.5	5.3	ns
t <sub>PHL</sub>	A <sub>n</sub> , to B <sub>n</sub>	1.5	3.5	5.3	1.5	5.3	
t <sub>PLH</sub>	Propagation Delay	2.5	5.9	9.9	2.5	9.9	ns
t <sub>PHL</sub>	A <sub>n</sub> , B <sub>n</sub> to BPAR, APAR	2.5	5.8	9.9	2.5	9.9	
t <sub>PLH</sub>	Propagation Delay	2.5	5.4	9.4	2.5	9.4	ns
t <sub>PHL</sub>	A <sub>n</sub> , B <sub>n</sub> to ERRA, ERRB	2.5	5.4	9.4	2.5	9.4	
t <sub>PLH</sub>	Propagation Delay	1.5	3.7	6.5	1.5	6.5	ns
t <sub>PHL</sub>	APAR, BPAR to ERRA, ERRB	1.5	3.7	6.5	1.5	6.5	
t <sub>PLH</sub>	Propagation Delay	2.0	4.4	7.4	2.0	7.4	ns
t <sub>PHL</sub>	ODD/EVEN to APAR, BPAR	2.0	4.4	7.4	2.0	7.4	
t <sub>PLH</sub>	Propagation Delay	1.8	4.0	6.5	1.8	6.5	ns
t <sub>PHL</sub>	ODD/EVEN to ERRA, ERRB	1.8	4.0	6.5	1.8	6.5	
t <sub>PLH</sub>	Propagation Delay	1.5	3.8	6.5	1.5	6.5	ns
t <sub>PHL</sub>	SEL to APAR, BPAR	1.5	3.8	6.5	1.5	6.5	
t <sub>PLH</sub>	Propagation Delay	1.5	3.2	5.1	1.5	5.1	ns
t <sub>PHL</sub>	LEA, LEB to B <sub>n</sub> , A <sub>n</sub>	1.5	3.2	5.1	1.5	5.1	
t <sub>PLH</sub>	Propagation Delay	2.5	5.9	9.2	2.5	9.2	
t <sub>PHL</sub>	LEA, LEB to BPAR, APAR	2.5	5.7	9.2	2.5	9.2	ns
	Generate Mode						
t <sub>PLH</sub>	Propagation Delay	1.5	3.6	5.6	1.5	5.6	ns
t <sub>PHL</sub>	LEA, LEB to BPAR, APAR,	1.5	3.6	5.6	1.5	5.6	
	Feed Thru Mode						
t <sub>PLH</sub>	Propagation Delay	1.6	5.4	8.9	1.6	8.9	ns
t <sub>PHL</sub>	LEA, LEB to ERRA, ERRB	1.6	5.4	8.9	1.6	8.9	
t <sub>PZH</sub>	Output Enable Time	1.5	3.6	6.5	1.5	6.5	ns
t <sub>PZL</sub>	$\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to $A_n$ ,	1.5	3.4	6.5	1.5	6.5	
	APAR or B <sub>n</sub> , BPAR						
t <sub>PHZ</sub>	Output Disable Time	1.0	4.0	6.5	1.0	6.5	ns
t <sub>PLZ</sub>	$\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to $A_n$ ,	1.0	3.3	6.5	1.0	6.5	
	APAR or B <sub>n</sub> , BPAR						
t <sub>PLH</sub>	Propagation Delay	1.5	3.3	5.9	1.5	5.9	ns
t <sub>PHL</sub>	APAR to BPAR, BPAR to APAR	1.5	3.8	5.9	1.5	5.9	

# AC Operating Requirements

Symbol	Parameter	Parameter $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^\circ$ $V_{CC} = 4$ $C_L =$	Units	
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW An,	1.5		1.5		ns
t <sub>S</sub> (L)	APAR to LEA or B <sub>n</sub> , BPAR to LEB	1.5		1.5		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW An,	1.0		1.0		ns
t <sub>H</sub> (L)	APAR to LEA or B <sub>n</sub> , BPAR to LEB	1.0		1.0		
t <sub>W</sub> (H)	Pulse Width, HIGH LEA or LEB	3.0		3.0		ns

<b>Extended AC Electri</b>	cal Characteristics
----------------------------	---------------------

			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$ 9 Outputs Switching		$V_{CC} = 4.5V - 5.5V$ $C_L = 250 \text{ pF}$		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 250 \text{ pF}$ 9 Outputs Switching		Units
	Parameter								
Symbol									
		9 OI							
			(Note 9)			(Note 10)		(Note 11)	
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>TOGGLE</sub>	Max Toggle Frequency		100						MHz
PLH	Propagation Delay	1.5		6.2	2.0	7.2	2.5	9.5	ns
t <sub>PHL</sub>	A <sub>n</sub> to B <sub>n</sub>	1.5		6.2	2.0	7.2	2.5	9.5	115
t <sub>PLH</sub>	Propagation Delay	1.5		6.8	2.0	8.0	2.5	10.0	ns
t <sub>PHL</sub>	APAR to BPAR	1.5		6.8	2.0	8.0	2.0	10.0	
t <sub>PLH</sub>	Propagation Delay	2.5		10.0	3.0	12.5	3.5	13.5	ns
t <sub>PHL</sub>	A <sub>n</sub> , B <sub>n</sub> to BPAR, APAR	2.5		10.0	3.0	12.5	3.5	13.5	
t <sub>PLH</sub>	Propagation Delay		(Note 13)		3.0	12.0	(Note 13)		ns
t <sub>PHL</sub>	A <sub>n</sub> , B <sub>n</sub> to ERRA, ERRB				3.0	12.0			
t <sub>PLH</sub>	Propagation Delay		(Note 13)		2.0	9.0	(Not	e 13)	ns
t <sub>PHL</sub>	APAR, BPAR to ERRA, ERRB				2.0	9.0			
t <sub>PLH</sub>	Propagation Delay		(Note 13)		2.5	9.9	(Not	e 13)	ns
t <sub>PHL</sub>	ODD/EVEN to APAR, BPAR				2.5	9.9			
t <sub>PLH</sub>	Propagation Delay		(Note 13)		2.0	8.8	(Note 13)		ns
t <sub>PHL</sub>	ODD/EVEN to ERRA, ERRB				2.0	8.8			
t <sub>PLH</sub>	Propagation Delay		(Note 13)		2.0	9.5	(Not	e 13)	ns
t <sub>PHL</sub>	SEL to APAR, BPAR				2.0	9.5			
t <sub>PLH</sub>	Propagation Delay	1.5		5.7	2.0	7.9	2.5	10.0	ns
t <sub>PHL</sub>	LEA, LEB to B <sub>n</sub> , A <sub>n</sub>	1.5		5.7	2.0	7.9	2.5	10.0	
t <sub>PLH</sub>	Propagation Delay	1.5		9.5	2.0	12.0	2.5	13.0	ns
t <sub>PHL</sub>	LEA, LEB to BPAR, APAR	1.5		9.5	2.0	12.0	2.5	13.0	
t <sub>PLH</sub>	Propagation Delay		(Note 13)		2.0	11.5	(Not	e 13)	ns
t <sub>PHL</sub>	LEA, LEB to ERRA, ERRB				2.0	11.5			
t <sub>PZH</sub>	Output enable time	1.5		7.0	2.0	8.5	2.5	10.5	
t <sub>PZL</sub>	GBA or GAB to A <sub>n</sub> ,	1.5		7.0	2.0	8.5	2.5	10.5	ns
	APAR or B <sub>n</sub> , BPAR								
t <sub>PHZ</sub>	Output disable time	1.0		6.5	1				
t <sub>PLZ</sub>	$\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to A <sub>n</sub> ,	1.0		6.5	(Not	e 12)	(Not	e 12)	ns
	APAR or B <sub>n</sub> , BPAR								

Note 9: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 10: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load

Note 12: The 3-STATE delay time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Note 13: Not applicable for multiple output switching.

www.fairchildsemi.com

74ABT899

74ABT899

#### **Extended AC Electrical Characteristics**

(SSOP Package)  $T_A = +25^{\circ}C$  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$   $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  $V_{CC} = +5.0V$  $V_{CC}=4.5V\text{--}5.5V$  $V_{CC} = 4.5V - 5.5V$ C<sub>L</sub> = 250 pF C<sub>L</sub> = 250 pF  $C_L = 50 \ pF$ Symbol Parameter Units 9 Outputs Switching 9 Outputs Switching 1 Output Switching (Note 14) (Note 15) (Note 16) Min Тур Max Min Max Min Max MHz Max Toggle Frequency **f**TOGGLE 100 Propagation Delay 1.5 6.7 2.0 2.5 10.1 t<sub>PLH</sub> 7.7 ns A<sub>n</sub> to B<sub>n</sub> 1.5 6.7 2.0 7.7 2.5 10.1 t<sub>PHL</sub> Propagation Delay 1.5 7.3 2.0 8.5 2.5 10.6 ns t<sub>PLH</sub> APAR to BPAR 1.5 7.3 2.0 8.5 2.0 10.6 t<sub>PHL</sub> 2.5 t<sub>PLH</sub> Propagation Delay 10.7 3.0 13.2 3.5 14.3 ns A<sub>n</sub>, B<sub>n</sub> to BPAR, APAR 2.5 10.7 3.0 13.2 3.5 14.3 t<sub>PHL</sub> Propagation Delay (Note 18) 3.0 12.9 (Note 18) ns t<sub>PLH</sub> 3.0 12.9 A<sub>n</sub>, B<sub>n</sub> to ERRA, ERRB t<sub>PHI</sub> 2.0 9.5 Propagation Delay (Note 18) (Note 18) ns t<sub>PLH</sub> APAR, BPAR to ERRA, ERRB 2.0 9.5 t<sub>PHL</sub> Propagation Delay (Note 18) 2.5 10.4 (Note 18) ns t<sub>PLH</sub> ODD/EVEN to APAR, BPAR 2.5 10.4 t<sub>PHI</sub> t<sub>PLH</sub> Propagation Delay (Note 18) 2.0 9.3 (Note 18) ns ODD/EVEN to ERRA, ERRB 2.0 9.3 t<sub>PHL</sub> (Note 18) 2.0 10.0 (Note 18) t<sub>PLH</sub> Propagation Delay ns SEL to APAR, BPAR 2.0 10.0 t<sub>PHL</sub> Propagation Delay 1.5 6.2 2.0 8.4 2.5 10.6 ns t<sub>PLH</sub> LEA, LEB to B<sub>n</sub>, A<sub>n</sub> 1.5 6.2 2.0 8.4 2.5 10.6 t<sub>PHL</sub> Propagation Delay 1.5 10.0 2.0 12.5 2.5 13.6 ns t<sub>PLH</sub> LEA, LEB to BPAR, APAR 1.5 10.0 t<sub>PHL</sub> 2.0 12.5 2.5 13.6 (Note 18) 12.0 Propagation Delay 2.0 (Note 18) ns t<sub>PLH</sub> LEA, LEB to ERRA, ERRB 2.0 12.0 t<sub>PHL</sub> Output enable time 1.5 7.5 2.0 9.0 2.5 11.1 t<sub>PZH</sub>  $\overline{\text{GBA}}$  or  $\overline{\text{GAB}}$  to  $A_n$ , 1.5 7.5 2.0 9.0 2.5 11.1 ns t<sub>PZL</sub> APAR or B<sub>n</sub>, BPAR t<sub>PHZ</sub> Output disable time 1.0 7.0 GBA or GAB to An, 1.0 7.0 (Note 17) (Note 17) ns t<sub>PLZ</sub> APAR or B<sub>n</sub>, BPAR

Note 14: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 15: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 16: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load

Note 17: The 3-STATE delay time is dominated by the RC network ( $500\Omega$ , 250 pF) on the output and has been excluded from the datasheet.

Note 18: Not applicable for multiple output switching.

(PLCC package	e) (Note 2)			
Symbol	Parameter	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$ 9 Outputs Switching (Note 19)	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 250 \text{ pF}$ 9 Outputs Switching (Note 20)	Units
t <sub>OSHL</sub>	Pin to Pin Skew	1.0	<b>Max</b> 2.0	ns
(Note 21)	HL Transitions	1.0	2.0	115
t <sub>OSLH</sub>	Pin to Pin Skew	1.1	2.1	ns
(Note 21)	LH Transitions			
t <sub>PS</sub>	Duty Cycle	2.0	3.5	ns
(Note 22)	LH–HL Skew			
t <sub>OST</sub>	Pin to Pin Skew	2.0	3.5	ns
(Note 21)	LH/HL Transitions			
t <sub>PV</sub>	Device to Device Skew	3.0	4.0	ns
(Note 23)	LH/HL Transitions			

74ABT899

Note 19: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 20: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 21: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW ( $t_{OSHL}$ ), LOW to HIGH ( $t_{OSLH}$ ), or any combination switching LOW to HIGH and/or HIGH to LOW ( $t_{OST}$ ). This specification is guaranteed but not tested. Skew applies to propagation delays individually; i.e.,  $A_n$  to  $B_n$  separate from LEA to  $A_n$ .

Note 22: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 23: Propagation delay variation for a given set of conditions (i.e., temperature and V<sub>CC</sub>) from device to device. This specification is guaranteed but not tested.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Pin Capacitance	5.0	pF	$V_{CC} = 0V$
C <sub>I/O</sub> (Note 24)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V$

Note 24:  $C_{I/O}$  is measured at frequency, f = 1 MHz, per MIL-STD-883B, Method 3012.





11



12







74ABT899



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.