



74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- New Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Full Look Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes:
 - Addition
 - Subtraction
 - Shift Operand A One Position
 - Magnitude Comparison
 - Plus Twelve Other Arithmetic Operations
- Logic Function Modes:
 - Exclusive-OR
 - Comparator
 - AND, NAND, OR, NOR



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1993, Texas Instruments Incorporated

74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

description

The 74ACT11181 is an arithmetic logic unit (ALU)/function generator that has a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade outputs \bar{G} and \bar{P} for the four bits in the package. When used in conjunction with the 'ACT11882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The method of cascading 'ACT11882 circuits with these ALUs to provide multilevel full-carry look-ahead operation is illustrated under signal designations.

If high speed is not important, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 74ACT11181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PACKAGE	PIN NUMBERS AND DESIGNATIONS															
DW, JT, or NT	25	26	27	28	19	20	23	24	11	10	5	4	1	14	12	13
FK	4	5	6	7	26	27	2	3	18	17	12	11	8	2	19	20
Active-low data (Table 1)	\bar{A}_3	\bar{A}_2	\bar{A}_1	\bar{A}_0	\bar{B}_3	\bar{B}_2	\bar{B}_1	\bar{B}_0	\bar{F}_3	\bar{F}_2	\bar{F}_1	\bar{F}_0	C_n	C_{n+4}	\bar{P}	\bar{G}
Active-high data (Table 2)	A3	A2	A1	A0	B3	B2	B1	B0	F3	F2	F1	F0	\bar{C}_n	\bar{C}_{n+4}	X	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A - B - 1$, which requires an end-around or forced carry to provide $A - B$.

The 74ACT11181 can also be used as a comparator. The $A = B$ output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality ($A = B$). When performing this comparison, the ALU must be in the subtract mode with $C_n = H$. The $A = B$ output is open drain so that it can be wired-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C_n	OUTPUT C_{n+4}	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
H	H	$A \geq B$	$A \leq B$
H	L	$A < B$	$A > B$
L	H	$A > B$	$A < B$
L	L	$A \leq B$	$A \geq B$

These circuits have been designed not only to incorporate all of the designer's requirements for arithmetic operation but also to provide 16 possible functions of two Boolean variables without using external circuitry. These logic functions are selected using the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

74ACT1181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

signal designations

In both Figures 1 and 2, the polarity indicators (\triangle) indicate that the associated input or output data is active low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data and should be used with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 74ACT1181 and 'ACT11881 together with the 'ACT11882 can be used with the signal designations of either Figure 1 or Figure 2.




Figure 1
(use with Table 1)




Figure 2
(use with Table 2)



74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

Table 1

SELECTION				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
S3	S2	S1	S0		C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	$F = \bar{A}$	F = A MINUS 1	F = A
L	L	L	H	$F = \overline{AB}$	F = AB MINUS 1	F = AB
L	L	H	L	$F = \bar{A} + B$	F = \overline{AB} MINUS 1	F = \overline{AB}
L	L	H	H	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	$F = \overline{A + B}$	F = A PLUS (A + \bar{B})	F = A PLUS (A + \bar{B}) PLUS 1
L	H	L	H	$F = \bar{B}$	F = AB PLUS (A + \bar{B})	F = AB PLUS (A + \bar{B}) PLUS 1
L	H	H	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	$F = A + \bar{B}$	F = A + \bar{B}	F = (A + \bar{B}) PLUS 1
H	L	L	L	$F = \overline{AB}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
H	L	L	H	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = \overline{AB} PLUS (A + B)	F = \overline{AB} PLUS (A + B) PLUS 1
H	L	H	H	F = A + B	F = (A + B)	F = (A + B) PLUS 1
H	H	L	L	F = 0	F = A PLUS A [†]	F = A PLUS A PLUS 1
H	H	L	H	$F = \overline{AB}$	F = AB PLUS A	F = AB PLUS A PLUS 1
H	H	H	L	F = AB	F = \overline{AB} PLUS A	F = \overline{AB} PLUS A PLUS 1
H	H	H	H	F = A	F = A	F = A PLUS 1

Table 2

SELECTION				ACTIVE-HIGH DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
S3	S2	S1	S0		$\bar{C}_n = H$ (no carry)	$\bar{C}_n = L$ (with carry)
L	L	L	L	$F = \bar{A}$	F = A	F = A PLUS 1
L	L	L	H	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1
L	L	H	L	$F = \overline{AB}$	F = A + \bar{B}	F = (A + \bar{B}) PLUS 1
L	L	H	H	F = 0	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	$F = \overline{AB}$	F = A PLUS \overline{AB}	F = A PLUS \overline{AB} PLUS 1
L	H	L	H	$F = \bar{B}$	F = (A + B) PLUS \overline{AB}	F = (A + B) PLUS \overline{AB} PLUS 1
L	H	H	L	$F = A \oplus B$	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	$F = \overline{AB}$	F = \overline{AB} MINUS 1	F = \overline{AB}
H	L	L	L	$F = \bar{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1
H	L	L	H	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = (A + \bar{B}) PLUS AB	F = (A + \bar{B}) PLUS AB PLUS 1
H	L	H	H	F = AB	F = AB MINUS 1	F = AB
H	H	L	L	F = 1	F = A PLUS A [†]	F = A PLUS A PLUS 1
H	H	L	H	$F = A + \bar{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
H	H	H	L	F = A + B	F = (A + \bar{B}) PLUS A	F = (A + \bar{B}) PLUS A PLUS 1
H	H	H	H	F = A	F = A MINUS 1	F = A


† Each bit is shifted to the next more significant position.



74ACT1181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

logic diagram (positive logic)



74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±200 mA
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	5.5	V
V_{IH}	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	All outputs except A = B		–24
				mA
I_{OL}	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
V_{OH}	Any output except A = B	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4	V	
			5.5 V	5.4		5.4		
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.8			
		5.5 V	4.94		4.8			
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V						
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V			3.85				
I_{OH}	A = B	$V_{CC} = 5.5 \text{ V}, V_O = V_{CC}$			0.5	5	μA	
V_{OL}	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1	0.1	V	
			5.5 V			0.1		0.1
	$I_{OL} = 24 \text{ mA}$	4.5 V			0.36	0.44		
		5.5 V			0.36	0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V						
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V				1.65			
I_I	$V_I = V_{CC}$ or GND	5.5 V			±0.1	±1	μA	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8	80	μA	
ΔI_{CC}^\S	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V			0.9	1	mA	
C_i	$V_I = V_{CC}$ or GND	5 V		4.5			pF	
C_o	A = B, $V_O = V_{CC}$ or GND	5 V		11			pF	

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC} .



74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 3)

addition mode; $M = S1 = S2 = 0\text{ V}$, $S0 = S3 = 4.5\text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
t_{PLH}	C_n	C_{n+4}	1.5	10.7	17.5	1.5	18.6	ns
t_{PHL}			1.5	11.3	16.2	1.5	18.3	
t_{PLH}	Any \bar{A}	C_{n+4}	1.5	12.7	20.3	1.5	21.8	ns
t_{PHL}			1.5	14	19.7	1.5	22	
t_{PLH}	Any \bar{B}	C_{n+4}	1.5	13.5	21.6	1.5	23.2	ns
t_{PHL}			1.5	13.6	19.7	1.5	22	
t_{PLH}	C_n	Any \bar{F}	1.5	11.2	17.1	1.5	18.7	ns
t_{PHL}			1.5	9.9	15.9	1.5	17.4	
t_{PLH}	Any \bar{A}	\bar{G}	1.5	12.8	20.9	1.5	23.3	ns
t_{PHL}			1.5	12.7	17.8	1.5	20.9	
t_{PLH}	Any \bar{B}	\bar{G}	1.5	12.7	20.6	1.5	22.1	ns
t_{PHL}			1.5	14.3	19.2	1.5	21.3	
t_{PLH}	Any \bar{A}	\bar{P}	1.5	11.4	18.4	1.5	19.6	ns
t_{PHL}			1.5	9.6	16.6	1.5	17.4	
t_{PLH}	Any \bar{B}	\bar{P}	1.5	11.3	18.2	1.5	19.3	ns
t_{PHL}			1.5	10.6	15.6	1.5	16.6	
t_{PLH}	\bar{A}_i	\bar{F}_i	1.5	11.8	17.7	1.5	19.5	ns
t_{PHL}			1.5	11	17.7	1.5	18.7	
t_{PLH}	\bar{B}_i	\bar{F}_i	1.5	11.6	17.3	1.5	19.1	ns
t_{PHL}			1.5	12	19.4	1.5	20.6	
t_{PLH}	\bar{A}_i	Any \bar{F} except \bar{F}_i	1.5	13	18.9	1.5	21	ns
t_{PHL}			1.5	12.4	18.8	1.5	20.2	
t_{PLH}	Any \bar{B}	Any \bar{F} except \bar{F}_i	1.5	13.1	18.7	1.5	21	ns
t_{PHL}			1.5	13.5	19.8	1.5	21.3	

mode switching; $S1 = S2 = 0\text{ V}$, $S0 = S3 = 4.5\text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
t_{PLH}	M	Any \bar{F}	1.5	9.5	15	1.5	16.3	ns
t_{PHL}			1.5	10.6	16.4	1.5	17.5	
t_{PLH}	M	$A = B$	1.5	15.7	19.3	1.5	20.1	ns
t_{PHL}			1.5	14	18.7	1.5	21.8	



74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 3)

subtraction mode; $M = S_0 = S_3 = 0\text{ V}$, $S_1 = S_2 = 4.5\text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
t_{PLH}	C_n	C_{n+4}	1.5	10.7	17.5	1.5	18.6	ns
t_{PHL}			1.5	11.3	16.2	1.5	18.3	
t_{PLH}	Any \bar{A}	C_{n+4}	1.5	12.7	20.3	1.5	21.8	ns
t_{PHL}			1.5	13.5	19.7	1.5	20.8	
t_{PLH}	Any \bar{B}	C_{n+4}	1.5	13.8	21.1	1.5	22.7	ns
t_{PHL}			1.5	14.8	20.7	1.5	23	
t_{PLH}	C_n	Any \bar{F}	1.5	11.2	17.1	1.5	18.7	ns
t_{PHL}			1.5	9.9	15.9	1.5	17.4	
t_{PLH}	Any \bar{A}	\bar{G}	1.5	12.8	20.8	1.5	22.2	ns
t_{PHL}			1.5	12.7	18.4	1.5	20.7	
t_{PLH}	Any \bar{B}	\bar{G}	1.5	13.2	20.8	1.5	21.6	ns
t_{PHL}			1.5	11.5	18.5	1.5	19.6	
t_{PLH}	Any \bar{A}	\bar{P}	1.5	9.6	14.6	1.5	15.5	ns
t_{PHL}			1.5	10.8	18.8	1.5	20	
t_{PLH}	Any \bar{B}	\bar{P}	1.5	10.4	15.1	1.5	16.3	ns
t_{PHL}			1.5	11.9	17.8	1.5	19.6	
t_{PLH}	\bar{A}_i	\bar{F}_i	1.5	11.2	17.2	1.5	19.9	ns
t_{PHL}			1.5	12.1	17.8	1.5	19.5	
t_{PLH}	\bar{B}_i	\bar{F}_i	1.5	12	18.6	1.5	20.7	ns
t_{PHL}			1.5	13.2	19	1.5	21.1	
t_{PLH}	Any \bar{A}	Any \bar{F}	1.5	12.6	18.9	1.5	20.3	ns
t_{PHL}			1.5	13.6	19.4	1.5	21.5	
t_{PLH}	Any \bar{B}	Any \bar{F}	1.5	13.1	18.7	1.5	20.4	ns
t_{PHL}			1.5	18	21.6	1.5	23.7	
t_{PLH}	Any \bar{A}	$A = B$	1.5	16	21.5	1.5	24.6	ns
t_{PHL}			1.5	18.5	22.7	1.5	23.9	
t_{PLH}	Any \bar{B}	$A = B$	1.5	18.5	22.7	1.5	23.9	ns
t_{PHL}			1.5	16.5	22	1.5	25.4	

74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 3)

logic and arithmetic modes

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t _{PLH}	Any \bar{A}	Any \bar{F}	M = 4.5 V (logic mode)	1.5	10	15.9	1.5	18.3	ns
t _{PHL}				1.5	11	17.4	1.5	19.6	
t _{PLH}	\bar{B}_i	\bar{F}_i	M = 4.5 V (logic mode)	1.5	12.2	18	1.5	19.6	ns
t _{PHL}				1.5	11.5	18.3	1.5	19.6	
t _{PLH}	Any S	Any \bar{F}	M = 0 V (arithmetic mode)	1.5	12.1	18.3	1.5	20.1	ns
t _{PHL}				1.5	10.6	15.8	1.5	17.4	
t _{PLH}	Any S	A = B	M = 0 V (arithmetic mode)	1.5	18.7	22.1	1.5	23.4	ns
t _{PHL}				1.5	17.2	22.2	1.5	25.4	
t _{PLH}	Any S	C _n + 4	M = 4.5 V (logic mode)	1.5	13.9	21.8	1.5	23.6	ns
t _{PHL}				1.5	15.3	22.3	1.5	25.2	
t _{PLH}	Any S	\bar{G}	M = 0 V (arithmetic mode)	1.5	12.7	20.5	1.5	22.3	ns
t _{PHL}				1.5	13.5	19.7	1.5	22	
t _{PLH}	Any S	\bar{P}	M = 4.5 V (logic mode)	1.5	12.4	18.6	1.5	20.5	ns
t _{PHL}				1.5	11.7	17.7	1.5	18	

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 50 pF, f = 1 MHz	119	pF



74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

PARAMETER MEASUREMENT INFORMATION

ADDITION MODE TEST TABLE

FUNCTION INPUTS: M = S1 = S2 = 0 V, S0 = S2 = 4.5 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Figure 3)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining A and B	C _n	\bar{F}_i	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining A and B	C _n	\bar{F}_i	In-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	\bar{B}_i	None	None	Remaining A and B, C _n	\bar{P}	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	None	Remaining A and B, C _n	\bar{P}	In-Phase
t _{PHL}							
t _{PHL}	\bar{A}_i	None	\bar{B}_i	Remaining B	Remaining A, C _n	\bar{G}	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining B	Remaining A, C _n	\bar{G}	In-Phase
t _{PHL}							
t _{PLH}	C _n	None	None	All A	All B	Any \bar{F} or C _n + 4	In-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining B	Remaining A, C _n	C _n + 4	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining B	Remaining A, C _n	C _n + 4	Out-of-Phase
t _{PHL}							

MODE SWITCHING TEST TABLE

FUNCTION INPUTS: S1 = S2 = 0 V, S0 = S3 = 4.5 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Figure 3)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	M	—	—	Remaining A and B	$\bar{B}_2, \bar{A}_2, C_n$	Any \bar{F}	In-Phase
t _{PHL}							
t _{PLH}	M	—	—	Remaining A and B	$\bar{B}_1, \bar{A}_1, C_n$	A = B	In-Phase
t _{PHL}							

74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

PARAMETER MEASUREMENT INFORMATION

SUBTRACTION MODE TEST TABLE
FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Figure 3)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A}	Remaining B, C_n	\bar{F}_i	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A}	Remaining B, C_n	\bar{F}_i	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	None	\bar{B}_i	None	Remaining \bar{A} and B, C_n	\bar{P}	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	Out-of-Phase
t _{PHL}							
t _{PHL}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and B, C_n	\bar{G}	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	None	\bar{A}_i	None	Remaining \bar{A} and \bar{B}, C_n	\bar{G}	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A}	Remaining \bar{B}, C_n	A = B	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A}	Remaining \bar{B}, C_n	A = B	Out-of-Phase
t _{PHL}							
t _{PLH}	C _n	None	None	All \bar{A} and \bar{B}	None	C _n + 4 or any F	In-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	C _n + 4	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	None	\bar{A}_i	None	Remaining \bar{A} and \bar{B}, C_n	C _n + 4	In-Phase
t _{PHL}							

LOGIC MODE TEST TABLE
FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V



PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Figure 3)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and B, C_n	\bar{F}_i	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{F}_i	Out-of-Phase
t _{PHL}							



74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR


SCAS086 – D3200, OCTOBER 1989 – REVISED APRIL 1993

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT, TOTEM-POLE OUTPUTS

LOAD CIRCUIT, OPEN-DRAIN OUTPUT



NOTES: A. C_L includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ACT11181DW	OBSOLETE	SOIC	DW	28		TBD	Call TI	Call TI
74ACT11181NT	OBSOLETE	PDIP	NT	28		TBD	Call TI	Call TI
74ACT11181NT	OBSOLETE	PDIP	NT	28		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated