

54ACT/74ACT823 9-Bit D Flip-Flop

General Description

The 'ACT823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems. The 'ACT823 offers noninverting outputs and is fully compatible with AMD's Am29823.

Ordering Code: See Section 8

Features

- Outputs source/sink 24 mA
- TRI-STATE[®] outputs for bus interfacing
- Inputs and outputs are on opposite sides
- 'ACT823 has TTL-compatible inputs



Functional Description

The 'ACT823 consists of nine D-type edge-triggered flipflops. These have TRI-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The buffered clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With \overline{OE} LOW, the contents of the flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear (CLR) and Clock Enable (EN) pins. These devices are ideal for parity bus interfacing in high performance systems.

When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the flip-flops. When $\overline{\text{EN}}$ is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the $\overline{\text{EN}}$ is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table									
		Inputs		Internal	Output	- Function			
ŌĒ	CLR	EN	СР	D Q O				0	
н	х	Ŀ	5	L	L	Z	High Z		
н	х	L	_	н	Н	Z	High Z		
н	L	х	х	х	L	z	Clear		
L	L	х	х	х	L	L	Clear		
н	н	н	х	х	NC	z	Hold		
L	н	н	х	х	NC	NC	Hold		
н	н	L	_	L	L	z	Load		
н	н	L	5	н	н	z	Load		
L	н	L	5	L	L	L	Load		
L	н	L	5	н	н	н	Load		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

- = LOW-to-HIGH Transition

NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

823

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to 7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	—20 mA
$V_{\rm I} = V_{\rm CC} + 0.5 V$	+ 20 mA
DC Input Voltage (VI)	-0.5V to V _{CC} + 0.5V
DC Output Diode Current (IOK)	
$V_0 = -0.5V$	20 mA
$V_{\rm O} = V_{\rm CC} + 0.5 V$	+ 20 mA
DC Output Voltage (V _O)	-0.5V to V _{CC} + 0.5V
DC Output Source or Sink Current (lo) ± 50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	± 50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Junction Temperature (T _{.1})	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics

Recommended Operating Conditions

Supply Voltage (V _{CC}) 'AC 'ACT	2.0V to 6.0V 4.5V to 5.5V
Input Voltage (V)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A) 74AC/ACT 54AC/ACT	-40°C to +85°C -55°C to +125°C
$\begin{array}{l} \mbox{Minimum Input Edge Rate } (\Delta V/\Delta t) \\ \mbox{'AC Devices} \\ \mbox{V_{IN} from 30% to 70% of V_{CC}} \\ \mbox{V}_{CC} @ 3.3V, 4.5V, 5.5V \end{array}$	125 mV/ns
Minimum Input Edge Rate (ΔV/Δt) 'ACT Devices V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns

	Parameter		74ACT		54ACT	74ACT	Units	
Symbol		V _{CC} (V)	T _A = 25°C		T _A = -55°C to + 125°C	T _A = -40°C to +85°C		Conditions
			Тур		Guaranteed L	.imits	}	
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
VIL	Maximum Low Level Input Voltage	4.5 4.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	۷	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{OH}	Minimum High Level	4.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	v	l _{OUT} = -50 μA
		4.5		3.86 4.86	3.70 4.70	3.76 4.76	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{OH} -24 \text{ mA}$ -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	l _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ V_{OL} 24 mA 24 mA
IIN	Maximum Input Leakage Current	5.5		±0.1	±1.0	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum TRI-STATE Current	5.5		±0.5	± 10.0	±5.0	μΑ	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$
Ісст	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_{I} = V_{CC} - 2.1V$
	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max
IOHD	Output Current	5.5			-50	-75	mA	V _{OHD} = 3.85V Min
ICC	Maximum Quiescent Supply Current	5.5		8.0	160	80	μA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{CC} limit for 54ACT @ 25°C is identical to 74ACT @ 25°C.

Symbol			74ACT		$54ACT$ $T_A = -55^{\circ}C$ to + 125^{\circ}C $C_L = 50 \text{ pF}$		$74ACT$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.	
	Parameter	v _{cc} ⁺ (V)	T _A = +25°C C _L = 50pF								
			Min	Тур	Max	Min	Max	Min	Max	1	1
f _{max}	Maximum Clock Frequency	5.0	120	158		95		109	-3-	MHz	
t _{PLH}	Propagation Delay CP to O _n	5.0	1.5	5.5	9.5	1.0	12.0	1.5	10.5	ns	2-3, 4
tPHL	Propagation Delay CP to O _n	5.0	2.0	5.5	9.5	1.0	12.0	1.5	10.5	ns	2-3, 4
tPHL	Propagation Delay CLR to On	5.0	2.5	8.0	13.5	1.0	18.0	2.0	15.5	ns	2-3, 4
t _{PZH}	Output Enable Time OE to On	5.0	1.5	6.0	10.5	1.0	11.5	1.5	11.5	ns	2-5
t _{PZL}	Output Enable Time OE to On	5.0	2.0	6.5	11.0	1.0	12.0	1.5	12.0	ns	2-6
tPHZ	Output Disable Time OE to On	5.0	1.5	6.5	11.0	1.0	13.5	1.5	12.0	ns	2-5
tPLZ	Output Disable Time OE to On	5.0	1.5	6.0	10.5	1.0	12.0	1.5	11.5	ns	2–6

*Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements: See Section 2 for Waveforms

	Parameter		74/	ACT	54ACT	74ACT		
Symbol		V _{CC} * (V)	T _A = +25°C C _L = 50 pF		$T_A = -55^{\circ}C$ to + 125^{\circ}C $C_L = 50 pF$	$\begin{array}{r} \mathbf{T_A} = -40^\circ\mathbf{C} \\ \mathbf{to} + 85^\circ\mathbf{C} \\ \mathbf{C_L} = 50 \ \mathbf{pF} \end{array}$	Units	Fig. No.
			Тур		Guaranteed Min	imum		
ts	Setup Time, HIGH or LOW D to CP	5.0	0.5	2.5	4.0	2.5	ns	2-7
th	Hold Time, HIGH or LOW D _n to CP	5.0	0	2.5	3.0	2.5	ns	2-7
ts	Setup Time, HIGH or LOW EN to CP	5.0	0	2.0	4.0	2.5	ns	2-7
t _h	Hold Time, HIGH or LOW EN to CP	5.0	0	1.0	3.0	1.0	ns	2-7
t _w	CP Pulse Width HIGH or LOW	5.0	2.5	4.5	6.0	5.5	ns	2-3
tw	CLR Pulse Width, LOW	5.0	3.0	5.5	7.0	5.5	ns	2-3
t _{rec}	CLR to CP Recovery Time	5.0	1.5	3.5	4.5	4.0	ns	2-3,7

*Voltage Range 5.0 is 5.0V ±0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	рF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	44	pF	$V_{\rm CC} = 5.0 V$

823