

54FCT/74FCT533 Octal Transparent Latch with TRI-STATE® Outputs

General Description

The 'FCT533 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state. FACTTM FCT utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance. FACT FCT features GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance. The 'FCT533 is the same as the 'FCT373, except that the outputs are inverted.

Ordering Code: See Section 8

Logic Symbols



Features

- NSC 54FCT/74FCT533 is pin and functionally equivalent to IDT 54FCT/74FCT533
- TRI-STATE outputs for bus interfacing
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- I_{OL} = 48 mA (Com), 32 mA (Mil)

Connection Diagrams

- CMOS power levels
- ESD immunity 4 kV typ
- Military product compliant to MIL-STD 883 and Standard Military Drawing #5962-88651

533

| Pin Names | Description |
|--------------------------------|----------------------------------|
| D ₀ -D ₇ | Data Inputs |
| LE | Latch Enable Input (Active HIGH) |
| OE | Output Enable Input (Active LOW) |
| 0 ₀ -0 ₇ | Complementary TRI-STATE Outputs |

Function Table

| | Output | | |
|----|--------|---|----|
| LE | OE | D | ō |
| н | L | н | L |
| н | L | L | н |
| L | L | х | Ōn |
| х | н | × | Z |

H = HIGH Voltage Level

L = LOW Voltage Level

Functional Description

The 'FCT533 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent and the latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D in-

Logic Diagram

puts a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (OE) input. When OE is LOW the latch contents are presented inverted at the outupts $\overline{O}_7 - \overline{O}_0$. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Temperature Voltage with respect to 0 54FCT 74FCT | -0.5V to +7.0V |
|---|-------------------|
| Temperature under Bias (T _{BIAS}) | -0.5V to +7.0V |
| 74FCT | -55°C to +125°C |
| 54FCT | -65°C to +135°C |
| Storage Temperature (T _{STG}) | |
| 74FCT | - 55°C to + 125°C |
| 54FCT | -65°C to +135°C |
| Power Dissipation (P _T) | 0.5W |
| DC Output Current (I _{OUT}) | 120 mA |
| | |

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

Recommended Operating Conditions

| Supply Voltage (V _{CC}) 54FCT 74FCT | 4.5V to 5.5V 4.75V to 5.25V |
|---|-----------------------------------|
| Input Voltage | 0V to V _{CC} |
| Output Voltage | 0V to V _{CC} |
| Operating Temperature (T _A) 54FCT 74FCT | −55°C to + 125°C 0°C to + 70°C |
| Junction Temperature (T _J) CDIP PDIP | 175°C 140°C |

DC Characteristics for FCT Family Devices

Typical values are at $V_{CC} = 5.0V$, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0°C$ to +70°C; Mil: $V_{CC} = 5.0V \pm 10\%$ $T_A = -55°C$ to +125°C.

| Symbol Parameter | 54FCT/74FCT | | | Units | Conditions | | | |
|------------------|-------------------------------------|-----------------|------|----------------------------------|------------|--|---|--|
| Symbol | Farameter | Min | Тур | Max | Units | | | |
| VIH | Minimum HIGH Level Input Voltage | 2.0 | | | v | | | |
| VIL | Maximum Low Level Input Voltage | | | 0.8 | v | | | |
| чн | Input High Current | | | 5.0 5.0 | μA | V _{CC} = Max | $V_{I} = V_{CC}$ $V_{I} = 2.7V \text{ (Note 2)}$ | |
| Ι _{ΙL} | Input Low Current | | | -5.0 -5.0 | μΑ | V _{CC} = Max | V _I = 0.5V (Note 2) V _I = GND | |
| l _{oz} | Maximum TRI-STATE Current | | | 10.0 10.0 - 10.0 - 10.0 | μA | V _{CC} = Max | $V_O = V_{CC}$ $V_O = 2.7V \text{ (Note 2)}$ $V_O = 0.5V \text{ (Note 2)}$ $V_O = \text{GND}$ | |
| VIK | Clamp Diode Voltage | | -0.7 | - 1.2 | v | $V_{CC} = Min; I_{IN} = -18$ | mA | |
| los | Short Circuit Current | -60 | -120 | | mA | V _{CC} = Max (Note 1); V _O = GND | | |
| V _{OH} | Minimum High Level | 2.8 | 3.0 | | | $V_{CC} = 3V; V_{IN} = 0.2V$ | or V _{HC} ; I _{OH} = -32 μA | |
| | Output Voltage | V _{HC} | Vcc | | | V _{CC} = Min | I _{OH} = −300 μA | |
| | | 2.4 | 4.3 | | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ | l _{OH} = -12 mA (Mil) | |
| | | 2.4 | 4.3 | | | | $I_{OH} = -15 \text{ mA} \text{ (Com)}$ | |
| V _{OL} | Maximum Low Level | | GND | 0.2 | | $V_{CC} = 3V; V_{IN} = 0.2V$ | or V _{HC} ; I _{OL} = 300 μA | |
| | Output Voltage | | GND | 0.2 | v | V _{CC} = Min | l _{OL} = 300 μA | |
| | | | 0.3 | 0.50 | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ | I _{OL} = 32 mA (Mil) | |
| | | | 0.3 | 0.50 | | | $I_{OL} = 48 \text{ mA} (\text{Com})$ | |

533

DC Characteristics for FCT Family Devices

Typical values are at V_{CC} = 5.0V, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: V_{CC} = 5.0V \pm 5%, T_A = 0°C to +70°C; Mil: V_{CC} = 5.0V \pm 10% T_A = -55°C to +125°C. (Continued)

| Symbol | Parameter | 74FCT | | Units | Conditions | | | | | |
|------------------|--|-------|-------------|-------|------------|---|--|--|---|--|
| Symbol | | | Min Typ Max | | | | | | | |
| lcc | Maximum Quiescent Supply Current | | 0.001 | 1.5 | mA | $\label{eq:VCC} \begin{array}{l} V_{CC} = Max \\ V_{IN} \geq V_{HC}, V_{IN} \leq 0.2V \\ f_I = 0 \end{array}$ | | | | |
| ΔI _{CC} | Quiescent Supply Current; TTL Inputs HIGH | | 0.5 | 2.0 | mA | V _{CC} = Max V _{IN} = 3.4V (Note 3) | | | | |
| ICCD | Dynamic Power Supply Current (Note 4) | | 0.25 | 0.45 | mA/MHz | $V_{CC} = Max$ Outputs Open $\overline{OE} = GND$ $LE = V_{CC}$ One Input Toggling 50% Duty Cycle | $V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$ | | | |
| lc | Total Power Supply Current (Note 6) | | 1.5 | 4.5 | | $V_{CC} = Max$ Outputs Open $\overline{OE} = GND$ | $V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$ | | | |
| | | | 1.8 | 5.0 | mA | $LE = V_{CC}$ f _I = 10 MHz One Bit Toggling 50% Duty Cycle | $V_{IN} = 3.4V$ $V_{IN} = GND$ | | | |
| | | 3.0 | 3.0 | 3.0 | | 3.0 8.0 | 8.0 | | (Note 5) $V_{CC} = Max$ Outputs Open $\overline{OE} = GND$ | $V_{IN} \ge V_{HC}$ $V_{IN} \le 0.2V$ |
| | | | 5.0 | 14.5 | | $LE = V_{CC}$ f ₁ = 2.5 MHz Eight Bits Toggling 50% Duty Cycle | $V_{IN} = 3.4V$ $V_{IN} = GND$ | | | |
| V _H | Input Hysteresis on LE Only | T | 200 | | mV | | | | | |

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Note 6: IC = IQUIESCENT + INPUTS + IDYNAMIC

 $I_{C} = I_{CC} + \Delta I_{CC} D_{H} N_{T} + I_{CCD} (f_{CP}/2 + f_{I} N_{I})$

I_{CC} = Quiescent Current

 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

 $D_H = Duty Cycle for TTL inputs High$

NT = Number of Inputs at DH

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_I = Input Frequency

NI = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

Note 7: For 54FCT, I_{CCD} = 0.40 mA/MHz. Refer to applicable standard military drawing or NSC Table I for test conditions and I_C/I_{CC} limits.

| Symbol | | 54FCT/74FCT | 74 | FCT | 541 | СТ | Units | |
|--------------------------------------|--|---|------------------|--------------------------|------|--------------------------|-------|-------------|
| | Parameter | $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ | R _L = | ; = Com 500Ω 50 pF | RL = | c = Mil 500Ω 50 pF | | Fig. No. |
| | | Тур | Min (Not | te 1) Max | Min | Max | | |
| t _{PLH} t _{PHL} | Propagation Delay D_n to \overline{O}_n | 6.0 | 1.5 | 10.0 | 1.5 | 8.5 | ns | 2–8 |
| t _{PLH} t _{PHL} | Propagation Delay LE to \overline{O}_n | 9.0 | 2.0 | 13.0 | 2.0 | 9.5 | ns | 2-8 |
| t _{PZH} | Output Enable Time | 8.0 | 1.5 | 11.0 | 1.5 | 12.5 | ns | 2-11 |
| t _{PHZ} | Output Disable Time | 6.0 | 1.5 | 7.0 | 1.5 | 8.5 | ns | 2–11 |
| ts | Set Up Time High or Low D _n to LE | 1.0 | 2.0 | | 2.0 | | ns | 2–10 |
| ŧн | HOLD Time High or Low D _n to LE | 1.0 | 1.5 | | 3.0 | | ns | 2–10 |
| tw | LE Pulse Width High or Low | 5.0 | 6.0 | | 6.0 | | ns | 2–9 |

Note 1: Minimum limits are guaranteed but not tested on Propagation Delays

Capacitance ($T_A = +25C, f = 1.0 \text{ MHz}$)

| Symbol | Parameter | Тур | Max | Units | Conditions |
|-----------------|--------------------|-----|-----|-------|-----------------------|
| C _{in} | Input Capacitance | 6 | 10 | рF | $V_{IN} = 0V$ |
| Cout | Output Capacitance | 8 | 12 | рF | V _{out} = 0V |

Note: This parameter is measured at characterization but not tested $C_{\mbox{OUT}}$ for 74FCT only.

6-45

533