

54FCT/74FCT573 Octal Latch with TRI-STATE® Outputs

General Description

The 'FCT573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs.

FACTTM FCT utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.

FACT FCT features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

The 'FCT573 is functionally identical to the 'FCT373 but has inputs and outputs on opposite sides.


Features


- NSC 54/74FCT573 is pin and functionally equivalent to IDT 54/74FCT573
- TRI-STATE outputs for bus interfacing
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- I_{OL} = 48 mA (Com), 32 mA (Mil)
- CMOS power levels
- ESD immunity ≥ 4 kV typ
- Military Product compliant to MIL-STD-883 and Standard Military Drawing #5962-88639

Ordering Code: See Section 8

Logic Symbols


Do D1 D2 D3 D4 D5 D6 D7 LE OE OO O1 O2 O3 O4 O5 O6 O7 TL/F/10672-1





Connection Diagrams

Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
ŌĒ	TRI-STATE Output Enable Input
00-07	TRI-STATE Latch Outputs



Functional Description

The FCT573 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, and the latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the latch contents are presented inverted at the outputs $\overline{O_7}-\overline{O_0}$. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

	Outputs		
ŌĒ	LE	D	On
L	Н	Н	н
L	Н	L	L
L	L	X	O ₀
Н	X	×	Z

H = HIGH Voltage


L = LOW Voltage

Z = High Impedance

X = Immaterial

O₀ = Previous O₀ before HIGH-to-LOW transition of Latch Enable

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Rating (Note 1)

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Terminal Voltage with Respect to GND (VTERM)

54FCT −0.5V to +7.0V 74FCT −0.5V to +7.0V

Temperature under Bias (TBIAS)

54FCT -65°C to +135°C 74FCT -55°C to +125°C

Storage Temperature (TSTG)

54FCT -65°C to +150°C 74FCT -55°C to +125°C

Power Dissipation (P_T)
DC Ouput Current (I_{OUT})

0.5W 120 mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

Recommended Operating Conditions

Supply Voltage (V_{CC}) 54FCT

 54FCT
 4.5V to 5.5V

 74FCT
 4.75V to 5.25V

 Input Voltage
 0V to V_{CC}

 Output Voltage
 0V to V_{CC}

Operating Temperature (T_A)

54FCT -55°C to +125°C 74FCT 0°C to +70°C

Junction Temperature (T_J)

CDIP 175°C PDIP 140°C

DC Characteristics for 'FCT Family Devices

Typical values are at $V_{CC}=5.0V$, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC}=5.0V~\pm5\%$, $T_A=0$ °C to +70°C; Mil: $5.0V~\pm10\%$, $T_A=-55$ °C to +125°C, $V_{HC}=V_{CC}-0.2V$

Symbol	Paramet er	54FCT/74FCT			Units	Conditions		
Cymbol		Min	Тур	Max	Oilles	Conditions		
V _{IH}	Minimum High Level Input Voltage	2.0			٧			
VIL	Maximum Low Level Input Voltage			0.8	٧			
ІІН	Input High Current			5.0 5.0	μΑ	V _{CC} = Max	V _I = V _{CC} V _I = 2.7V (Note 2)	
IIL	Input Low Current			-5.0 -5.0	μΑ	V _{CC} = Max	V _I = 0.5V (Note 2) V _I = GND	
loz	Maximum TRI-STATE Current			10.0 10.0 - 10.0 - 10.0	μΑ	V _{CC} = Max	V _O = V _{CC} V _O = 2.7V (Note 2) V _O = 0.5V (Note 2) V _O = GND	
V _{IK}	Clamp Doide Voltage		-0.7	-1.2	V	$V_{CC} = Min; I_N = -18 \text{ mA}$		
los_	Short Circuit Current	-60	-120		mA	V _{CC} = Max (Note 1); V _O = GND		
V _{OH}	Minimum High Level Output Voltage	2.8 V _{HC} 2.4 2.4	3.0 V _{CC} 4.3 4.3		V	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
V _{OL}	Maximum Low Level Output Voltage		GND GND 0.3 0.3	0.2 0.2 0.50 0.50	V	$V_{CC} = 3V; V_{IN} = 0.2V$ $V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	or V _{HC} ; I _{OL} = 300 μA I _{OL} = 300 μA I _{OL} = 32 mA (Mil) I _{OL} = 48 mA (Com)	
lcc	Maximum Quiescent Supply Current		0.001	1.5	mA	$V_{CC} = Max$ $V_{IN} \ge V_{HC}$, $V_{IN} \le 0.2V$ $f_I = 0$,	
Δl _{CC}	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	V _{CC} = Max V _{IN} = 3.4V (Note 3)		
ICCD	Dynamic Power Supply Current (Note 4)		0.25	0.45	mA/MHz	V _{CC} = Max Outputs Open One Input Toggling 50% Duty Cycle OE = GND LE = V _{CC}	V _{IN} ≥ V _{HC} V _{IN} ≤ 0.2V	

DC Characteristics for 'FCT Family Devices (Continued)

Typical values are at V_{CC} = 5.0V, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$; Mil: $5.0V \pm 10\%$, $T_A = -55^{\circ}C$ to + 125°C, $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	74FCT		Units	Conditions		
		Min	Тур	Max	Oints	Conditions	
1 _C	Total Power Supply Current (Note 6)		1.5	4.5		V _{CC} = Max Outputs Open OE = GND, LE = V _{CC}	V _{IN} ≥ V _{HC} V _{IN} ≤ 0.2V
			1.8	5.0	mA	f _{CP} = 10 MHz One Bit Toggling 50% Duty Cycle (Note 5) V _{CC} = Max Outputs Open OE = GND, LE = V _{CC} f _{CP} = 2.5 MHz Eight Bits Toggling 50% Duty Cycle	V _{IN} = 3.4V V _{IN} = GND
			3.0	8.0			V _{IN} ≥ V _{HC} V _{IN} ≤ 0.2V
			5.0	14.5			V _{IN} = 3.4V V _{IN} = GND

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Note 6: IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + AICC DHNT + ICCD (fcp/2 + fiNi) I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

DH = Duty Cycle for TTL inputs High

N_T = Number of Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f = Input Frequency N_I = Number of Inputs at f_I

All currents are in milliamps and all frequencies are in megahertz.

Note 7: For 54FCT, I_{CCD} = 0.40 mA/MHz.

Refer to applicable standard military drawing or NSC Table I for test conditions and I_C/I_{CC} limits.

AC Electrical Characteristics: See Section 2 for Waveforms

		54/74FCT	74FCT T _A , V _{CC} = Com R _L = 500Ω C _L = 50 pF		54	FCT		
Symbol	Parameter	T _A = +25°C V _{CC} = 5.0V			T_A , $V_{CC} = Mil$ $R_L = 500\Omega$ $C_L = 50 pF$		Units	Fig. No.
		Тур	Min (No	ote) Max	Min	Max]	
tplH tpHL	Propagation Delay D _n to O _n	5.0	1.5	8.0	1.5	8.5	ns	2-8
t _{PLH}	Propagation Delay LE to O _n	9.0	2.0	13.0	2.0	15.0	ns	2-8
t _{PZH} t _{PZL}	Output Enable Time	7.0	1.5	12.0	1.5	13.5	ns	2-11
t _{PHZ}	Output Disable Time	6.0	1.5	7.5	1.5	10.0	ns	2-11
ts	Setup Time High or Low, D _n to LE	1.0	2.0		2.0		ns	2-10
tн	Hold Time High or Low, D _n to LE	1.0	1.5		1.5		ns	2-10
t _W	LE Pulse Width High or Low	5.0	6.0		6.0		ns	2-9

Note: Minimum limits are guaranteed but not tested on propagation delays.

Capacitance $(T_A = +25^{\circ}C, f = 1.0 \text{ MHz})$

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Input Capacitance	6	10	pF	$V_{IN} = 0V$
C _{OUT}	Output Capacitance	8	10	pF	V _{OUT} = 0V

Note: This parameter is measured at characterization but not tested. Cour for 74FCT only.