ADVANCE INFORMATION

54FCT/74FCT841A•54FCT/74FCT841B 10-Bit Transparent Latch with TRI-STATE® Outputs

General Description

National

The bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 'FCT841A/B is a 10-bit transparent latch, a 10-bit version of the FCT373A.

FACTTM FCTA/B utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.

FACT FCTA features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

FACT FCTB features an undershoot corrector in addition to a split ground bus for superior performance.

Features

- NSC 54FCT/74FCT841A/B is pin and functionally equivalent to IDT 54FCT/74FCT841A/B
- High Speed parallel latches
- Buffered common latch enable, clear and preset input
- Input clamp diodes to limit bus reflections
- TIL/CMOS input and output level compatible
- \blacksquare I_{OL} = 48 mA (com), 32 mA (mil)
- CMOS power levels
- 4 kV minimum ESD immunity
- Military Product compliant to MIL-STD 883

Logic Symbols

Pin Names

 $D_0 - D_9$

00-09

OE

LE



OE - EN			
LE C1		لے	
D ₀ -10	Þ	⇒]	• 0 ₀
D1			01
D2			• 0 ₂
D3			•03
D4			04
05-			• 0 ₅
D ₆			06
07			•07
D8			• 0 ₈
Dg			09
		TL/I	-/10681-2

Description

TRI-STATE Outputs

Data Inputs

Output Enable

Latch Enable

Pin Assignment for DIP, Flatpak and SOIC				
$\begin{array}{c} \text{for } D \\ \hline \\ 0E \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0$	IP, Натрак а 1 2 3 4 5 6 6 7 8 9	$\begin{array}{c} 24 & - v_{CC} \\ 23 & - 0_0 \\ 22 & - 0_1 \\ 21 & - 0_2 \\ 20 & - 0_3 \\ 19 & - 0_4 \\ 18 & - 0_5 \\ 17 & - 0_6 \\ 16 & - 0_7 \end{array}$		
D ₈ D ₉ GND	10 11 12	15 —0 ₈ 14 —0 ₉ 13 —LE		





Connection Diagrams