National Semiconductor

74LCX16373 Low-Voltage 16-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

General Description

The LCX16373 contains sixteen non-inverting latches with TRI-STATE® outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state.

The LCX16373 is designed for low voltage (3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Logic Symbol



Pin Names	Description
OEn	Output Enable Input (Active Low)
LEn	Latch Enable Input
I0-115	Inputs
O0-O15	Outputs

	SSOP	TSSOP
Order Number		74LCX16373MTD 74LCX16373MTDX
See NS Package Number	MS48A	MTD48

Features

- 5.4 ns t_{PD} max, 20 µA l_{CCQ} max
- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- 2.0V-3.6V V_{CC} supply operation
- ±24 mA output drive
- Implements patented Quiet SeriesTM noise/EMI reduction circuitry
- Functionally compatible with the 74 series 16373
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human body model > 2000V Machine model > 200V

JOIIII		μ	gram	
	in Assignme SOP and TS			
	0	48		
ŌĒ, —			- LE ₁	
°° —	2	47	- 0	
o ₁ —	3	46	-4	
GND —	4	45	- GND	
0 ₂ —	5	44	-12	
0 ₃ —	6	43	-13	
v _{cc} —	7	42	- Vcc	
•₄ —	8	41	-14	
o ₅ —	9	40	- 1 ₅	
GND —	10	39	- GND	
0 ₆ —	11	38	- 16	
07 —	12	37	- 17	
0 ₈	13	36	- 18	
o, —	14	35	- 19	
GND -	15	34	- GND	
0, ₀ —	16	33	-40	
0, , -	17	32	-41	
v _{cc}	18	31	- v _{cc}	
0 ₁₂ –	19	30	-42	
013 -	20	29	-43	
GND -	21	28	- GND	
0 ₁₄	22	27	- 44	
015 -	23	26		
$\overline{OE}_2 -$	24	25	-45 -LE2	
υĽ ₂ —	2 4	25		
			R.	TL/F/12002-2

Connection Diagram

Functional Description

4.77

The LCX16373 contains sixteen D-type latches with TRI-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e. a latch output will change states each time its D input changes. When LEn is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LEn. The TRI-STATE standard outputs are controlled by the Output Enable (OEn) input. When OEn is LOW, the standard outputs are in the 2-state mode. When OEn is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Tables

	Inputs		Outputs
LE ₁	OE1	10-17	00-07
x	н	х	z
н	L	L	Ĺ
н	L	н	н
L	L	Х	O ₀

	Inputs		Outputs
LE ₂	OE ₂	I ₈ -I ₁₅	0 ₈ -0 ₁₅
X	н	х	Z
н	L	L	L
н	L	н	н
L	L	Х	O ₀

H = High Voltage Level

L = Low Voltage Level

X = Immaterial

Z = High Impedance

O₀ = Previous O₀ before HIGH to LOW transition of Latch Enable



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagrams

LCX 16373

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		v
VI	DC Input Voltage	-0.5 to +7.0		v
Vo	DC Output Voltage	-0.5 to +7.0	Output in TRI-STATE	v
		-0.5 to V _{CC} + 0.5	Output in High or Low State (Note 2)	v
liк	DC Input Diode Current	-50	VI < GND	mA
юк	DC Output Diode Current	50 + 50	$V_O < GND$ $V_O > V_{CC}$	mA
lo	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current per Supply Pin	± 100		mA
IGND	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: IO Absolute Maximum Rating must be observed.

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating Data Retention	2.0 1.5	3.6 3.6	v
VI	input Voltage		0	5.5	v
vo	Output Voltage	HIGH or LOW State TRI-STATE	0 0	V _{CC} 5.5	v
IOH/IOL	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V$		±24 ±12	mA
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0$	$VV, V_{CC} = 3.0V$	0	10	ns/V

DC Electrical Characteristics

Symbol	Parameter	Conditions	Vcc	$T_A = -40^\circ C$ to $+85^\circ C$		Units
Symbol	Falanietei	Conditions	(V)	Min	Max	
VIH	HIGH Level Input Voltage		2.7-3.6	2.0		V
VIL	LOW Level Input Voltage		2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	l _{OH} =100 μA	2.7-3.6	V _{CC} - 0.2		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		l _{OH} = -18 mA	3.0	2.4		V
		I _{OH} = -24 mA	3.0	2.2		V
VOL	LOW Level Output Voltage	l _{OL} = 100 μA	2.7-3.6		0.2	v
		l _{OL} = 12 mA	2.7		0.4	V
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	V
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	V
4	Input Leakage Current	$0 \le V_{I} \le 5.5V$	2.7-3.6		±5.0	μΑ
loz	TRI-STATE Output Leakage	$0 \le V_0 \le 5.5V$ $V_I = V_{IH} \text{ or } V_{IL}$	2.7-3.6		±5.0	μΑ
OFF	Power-Off Leakage Current	$V_{\rm I}$ or $V_{\rm O} = 5.5 V$	0		100	μΑ
lcc	Quiescent Supply Current	$V_{I} = V_{CC} \text{ or } GND$	2.7-3.6		20	μA
		$3.6V \le V_{\rm I}, V_{\rm O} \le 5.5V$	2.7-3.6		± 20	μA
ΔI _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	μΑ

			$T_{A} = -40^{\circ}$	C to +85°C		
Symbol	Parameter	$V_{\rm CC} = 3.5$	3V ± 0.3V	V _{CC} ⁼	= 2.7V	Units
		Min	Max	Min	Max	
t _{PHL} t _{PLH}	Propagation Delay D _n to O _n	1.5 1.5	5.4 5.4	1.5 1.5	5.9 5.9	ns
tenl telh	Propagation Delay LE to O _n	1.5 1.5	5.5 5.5	1.5 1.5	6.4 6.4	ns
t _{PZL} t _{PZH}	Output Enable Time	1.5 1.5	6.1 6.1	1.5 1.5	6.5 6.5	ns
t _{PLZ} t _{PHZ}	Output Disable Time	1.5 1.5	6.0 6.0	1.5 1.5	6.3 6.3	ns
ts	Setup Time, D _n to LE	2.5		2.5		ns
t _H	Hold Time, D _n to LE	1.5		1.5		ns
tw	LE Pulse Width	3.0		3.0		ns
tOSHL tOSLH	Output to Output Skew (Note 1)		1.0 1.0			ns

LCX16373

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toSHL) or LOW to HIGH (toStH). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	Vcc	T _A = 25°C	Units
	Parameter	Conditions	(V)	Typical	Units
VOLP	Quiet Output Dynamic Peak VOL	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	v
VOLV	Quiet Output Dynamic Valley VOL	$C_{L} = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	v

Capacitance

.

•

٠

.

Symbol	Parameter	Parameter Conditions		Units
CIN	Input Capacitance	$V_{CC} = Open, V_1 = 0V \text{ or } V_{CC}$	7	pF
COUT	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	V_{CC} = 3.3V, V_I = 0V or V_{CC} , F = 10 MHz	20	рF

74LCX16373 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

