



74LCX16652

Low-Voltage Transceiver/Register with 5V Tolerant Inputs and Outputs

General Description

The LCX16652 contains sixteen non-inverting bidirectional bus transceivers with TRI-STATE® outputs providing multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB_n , $\overline{\text{OEBA}}_n$) are provided to control the transceiver function.


The LCX16652 is designed for low-voltage (3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX16652 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5.0 ns t_{PD} max, 20 μA I_{CCQ} max
- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- 2.0V–3.6V V_{CC} supply operation
- ± 24 mA output drive
- Implements patented Quiet Series™ noise/EMI reduction circuitry
- Functionally compatible with 74 series 16652
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V

Logic Symbol



| Pin Names | Description |
|---|--|
| A_0-A_{15} | Data Register A Inputs/ TRI-STATE Outputs |
| B_0-B_{15} | Data Register B Inputs/ TRI-STATE Outputs |
| $\text{CPAB}_n, \text{CPBA}_n$ | Clock Pulse Inputs |
| $\text{SAB}_n, \text{SBA}_n$ | Select Inputs |
| $\text{OEAB}_n, \overline{\text{OEBA}}_n$ | Output Enable Inputs |

| | SSOP | TSSOP |
|-----------------------|---------------------------------|---------------------------------|
| Order Number | 74LCX16652MEA 74LCX16652MEAX | 74LCX16652MTD 74LCX16652MTDX |
| See NS Package Number | MS56A | MTD56 |

Connection Diagram

Pin Assignment for
SSOP and TSSOP

| | | |
|-----------------|----|----------------------------|
| OEAB_1 | 1 | $\overline{\text{OEBA}}_1$ |
| CPAB_1 | 2 | CPBA_1 |
| SAB_1 | 3 | SBA_1 |
| GND | 4 | GND |
| A_0 | 5 | B_0 |
| A_1 | 6 | B_1 |
| V_{CC} | 7 | V_{CC} |
| A_2 | 8 | B_2 |
| A_3 | 9 | B_3 |
| A_4 | 10 | B_4 |
| GND | 11 | GND |
| A_5 | 12 | B_5 |
| A_6 | 13 | B_6 |
| A_7 | 14 | B_7 |
| A_8 | 15 | B_8 |
| A_9 | 16 | B_9 |
| A_{10} | 17 | B_{10} |
| GND | 18 | GND |
| A_{11} | 19 | B_{11} |
| A_{12} | 20 | B_{12} |
| A_{13} | 21 | B_{13} |
| V_{CC} | 22 | V_{CC} |
| A_{14} | 23 | B_{14} |
| A_{15} | 24 | B_{15} |
| GND | 25 | GND |
| SAB_2 | 26 | SBA_2 |
| CPAB_2 | 27 | CPBA_2 |
| OEAB_2 | 28 | $\overline{\text{OEBA}}_2$ |

TL/F/12005-2

Preliminary Data: National Semiconductor reserves the right to make changes at any time without notice.

Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB_n , SBA_n) controls can multiplex stored and real-time.

The examples in Figure 1 demonstrate the four fundamental bus-management functions that can be performed with the 74LCX16652.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appropriate

Clock Inputs ($CPAB_n$, $CPBA_n$) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling $OEAB_n$ and $OEBA_n$. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.




FIGURE 1

Function Table (Note)

| Inputs | | | | | | Inputs/Outputs | | Operating Mode |
|----------|----------|----------|----------|---------|---------|------------------|------------------|---|
| $OEAB_1$ | $OEBA_1$ | $CPAB_1$ | $CPBA_1$ | SAB_1 | SBA_1 | A_0 thru A_7 | B_0 thru B_7 | |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | / | / | X | X | | | Store A and B Data |
| X | H | / | H or L | X | X | Input | Not Specified | State A, Hold B |
| H | H | / | / | X | X | Input | Output | Store A in Both Registers |
| L | X | H or L | / | X | X | Not Specified | Input | Hold A, Store B |
| L | L | / | / | X | X | Output | Input | Store B in Both Registers |
| L | L | X | X | X | L | | | Real-Time B Data to A Bus |
| L | L | X | H or L | X | H | Input | Output | Store B Data to A Bus |
| H | H | X | X | L | X | | | Real-Time A Data to B Bus |
| H | H | H or L | X | H | X | Output | Output | Stored A Data to B Bus |
| H | L | H or L | H or L | H | H | | | Stored A Data to B Bus and Stored B Data to A Bus |

H = HIGH Voltage Level



L = LOW Voltage Level

X = Immaterial

/ = LOW to HIGH Clock Transition

Note: The data output functions may be enabled or disabled by various signals at $OEAB$ or $OEBAn$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs. This also applies to data I/O (A and B: 8-15) and #2 control pins.

Logic Diagram



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/12005-7

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Symbol | Parameter | Value | Conditions | Units |
|-----------|----------------------------------|------------------------|--------------------------------------|-------|
| V_{CC} | Supply Voltage | -0.5 to + 7.0 | | V |
| V_I | DC Input Voltage | -0.5 to + 7.0 | | V |
| V_O | DC Output Voltage | -0.5 to + 7.0 | Output in TRI-STATE | V |
| | | -0.5 to V_{CC} + 0.5 | Output in High or Low State (Note 2) | V |
| I_{IK} | DC Input Diode Current | -50 | $V_I < GND$ | mA |
| I_{OK} | DC Output Diode Current | -50 +50 | $V_O < GND$ $V_O > V_{CC}$ | mA |
| I_O | DC Output Source/Sink Current | ± 50 | | mA |
| I_{CC} | DC Supply Current per Supply Pin | ± 100 | | mA |
| I_{GND} | DC Ground Current per Ground Pin | ± 100 | | mA |
| T_{STG} | Storage Temperature | -65 to + 150 | | °C |

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
|---------------------|---|---|----------------------|-------|
| V_{CC} | Supply Voltage | 2.0 | 3.6 | V |
| | Operating Data Retention | 1.5 | 3.6 | |
| V_I | Input Voltage | 0 | 5.5 | V |
| V_O | Output Voltage | 0 | V_{CC} 5.5 | V |
| I_{OH}/I_{OL} | Output Current | $V_{CC} = 3.0V\text{--}3.6V$ $V_{CC} = 2.7V$ | ± 24 ± 12 | mA |
| T_A | Free-Air Operating Temperature | -40 | 85 | °C |
| $\Delta t/\Delta V$ | Input Edge Rate, $V_{IN} = 0.8V\text{--}2.0V$, $V_{CC} = 3.0V$ | 0 | 10 | ns/V |

DC Electrical Characteristics

| Symbol | Parameter | Conditions | V_{CC} (V) | $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ | | Units |
|-----------------|--------------------------------|---|--------------|---|-----------|---------------|
| | | | | Min | Max | |
| V_{IH} | HIGH Level Input Voltage | | 2.7-3.6 | 2.0 | | V |
| V_{IL} | LOW Level Input Voltage | | 2.7-3.6 | | 0.8 | V |
| V_{OH} | HIGH Level Output Voltage | $I_{OH} = -100 \mu\text{A}$ | 2.7-3.6 | $V_{CC} - 0.2$ | | V |
| | | $I_{OH} = -12 \text{ mA}$ | 2.7 | 2.2 | | V |
| | | $I_{OH} = -18 \text{ mA}$ | 3.0 | 2.4 | | V |
| | | $I_{OH} = -24 \text{ mA}$ | 3.0 | 2.2 | | V |
| V_{OL} | LOW Level Output Voltage | $I_{OL} = 100 \mu\text{A}$ | 2.7-3.6 | | 0.2 | V |
| | | $I_{OL} = 12 \text{ mA}$ | 2.7 | | 0.4 | V |
| | | $I_{OL} = 16 \text{ mA}$ | 3.0 | | 0.4 | V |
| | | $I_{OL} = 24 \text{ mA}$ | 3.0 | | 0.55 | V |
| I_I | Input Leakage Current | $0 \leq V_I \leq 5.5\text{V}$ | 2.7-3.6 | | ± 5.0 | μA |
| I_{OZ} | TRI-STATE I/O Leakage | $0 \leq V_O \leq 5.5\text{V}$ $V_I = V_{IH}$ or V_{IL} | 2.7-3.6 | | ± 5.0 | μA |
| I_{OFF} | Power-Off Leakage Current | V_I or $V_O = 5.5\text{V}$ | 0 | | 100 | μA |
| I_{CC} | Quiescent Supply Current | $V_I = V_{CC}$ or GND | 2.7-3.6 | | 20 | μA |
| | | $3.6\text{V} \leq V_I, V_O \leq 5.5\text{V}$ | 2.7-3.6 | | ± 20 | μA |
| ΔI_{CC} | Increase in I_{CC} per Input | $V_{IH} = V_{CC} - 0.6\text{V}$ | 2.7-3.6 | | 500 | μA |

AC Electrical Characteristics

| Symbol | Parameter | $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ | | | | Units | |
|------------|------------------------------------|---|-----|-----------------|-----|-------|--|
| | | $V_{CC} = 3.3V \pm 0.3V$ | | $V_{CC} = 2.7V$ | | | |
| | | Min | Max | Min | Max | | |
| f_{max} | Maximum Clock Frequency | 170 | | | | MHz | |
| t_{PHL} | Propagation Delay Bus to Bus | 1.5 | 5.0 | 1.5 | 6.0 | ns | |
| t_{PLH} | Propagation Delay Clock to Bus | 1.5 | 6.0 | 1.5 | 7.0 | ns | |
| t_{PHL} | Propagation Delay Select to Bus | 1.5 | 6.0 | 1.5 | 7.0 | ns | |
| t_{PZH} | Output Enable Time | 1.5 | 7.5 | 1.5 | 8.5 | ns | |
| t_{PLZ} | Output Disable Time | 1.5 | 6.0 | 1.5 | 7.0 | ns | |
| t_{PHZ} | | 1.5 | 6.0 | 1.5 | 7.0 | ns | |
| t_S | Setup Time | 2.5 | | 2.5 | | ns | |
| t_H | Hold Time | 1.5 | | 1.5 | | ns | |
| t_W | Pulse Width | 3.0 | | 3.0 | | ns | |
| t_{OSHL} | Output to Output Skew (Note 1) | | 1.0 | | | ns | |
| t_{OSLH} | | | 1.0 | | | ns | |

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Dynamic Switching Characteristics


| Symbol | Parameter | Conditions | V_{CC} (V) | $T_A = 25^\circ\text{C}$ | Units |
|-----------|--------------------------------------|---|-----------------|--------------------------|-------|
| | | | | Typical | |
| V_{OLP} | Quiet Output Dynamic Peak V_{OL} | $C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$ | 3.3 | 0.8 | V |
| V_{OLV} | Quiet Output Dynamic Valley V_{OL} | $C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$ | 3.3 | 0.8 | V |

Capacitance

| Symbol | Parameter | Conditions | Typical | Units |
|-----------|-------------------------------|--|---------|-------|
| C_{IN} | Input Capacitance | $V_{CC} = \text{Open}, V_I = 0V \text{ or } V_{CC}$ | 7 | pF |
| C_{OUT} | Output Capacitance | $V_{CC} = 3.3V, V_I = 0V \text{ or } V_{CC}$ | 8 | pF |
| C_{PD} | Power Dissipation Capacitance | $V_{CC} = 3.3V, V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$ | 20 | pF |

74LCX16652 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



TL/F/12005-8