National Semiconductor

# 74LCX16652 Low-Voltage Transceiver/Register with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCX16652 contains sixteen non-inverting bidirectional bus transceivers with TRI-STATE® outputs providing multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

The LCX16652 is designed for low-voltage (3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX16652 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### Features

- 5.0 ns t<sub>PD</sub> max, 20 μA l<sub>CCQ</sub> max
- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- 2.0V-3.6V V<sub>CC</sub> supply operation
- ±24 mA output drive
- Implements patented Quiet Series™ noise/EMI reduction circuitry

PRELIMINARY

- Functionally compatible with 74 series 16652
- Latch-up performance exceeds 500 mA
- ESD performance: Human body model > 2000V Machine model > 200V

Logic Symbol

# **Connection Diagram**



Preliminary Data: National Semiconductor reserves the right to make changes at any time without notice.

### **Functional Description**

10000 00

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB<sub>n</sub>, SBA<sub>n</sub>) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the 74LCX16652.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the ap-

propriate Clock Inputs (CPAB<sub>n</sub>, CPBA<sub>n</sub>) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB<sub>n</sub> and OEBA<sub>n</sub>. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.

LCX 16652



**FIGURE 1** 

L H

x x

Inputs					Inputs/Outputs		Operating Mode	
OEAB1	OEBA <sub>1</sub>	CPAB <sub>1</sub>	CPBA1	SAB1	SAB <sub>1</sub> SBA <sub>1</sub> A <sub>0</sub> thru A <sub>7</sub> B <sub>0</sub> thru B <sub>7</sub>		B <sub>0</sub> thru B <sub>7</sub>	Operating mode
L	н	H or L	H or L	x	x	Input	Input	Isolation
L	н	1	5	x	х	mpar	mpor	Store A and B Data
x	н	5	H or L	X	x	Input	Not Specified	State A, Hold B
н	н	5	1	х	x	Input	Output	Store A in Both Registers
L	X	H or L	5	x	x	Not Specified	Input	Hold A, Store B
L	L	1	5	x	x	Output	Input	Store B in Both Registers
L	L	х	х	x	L	Output	Input	Real-Time B Data to A Bus
L	L	X	HorL	x	н		mpor	Store B Data to A Bus
н	н	x	x	L	x	Incut	Output	Real-Time A Data to B Bus
н	н	H or L	х	н	x	Input	Output	Stored A Data to B Bus
н	L	H or L	H or L	н	н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

#### Function Table (Note)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

IOW to HIGH Clock Transition

Note: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs. This also applies to data I/O (A and B: 8-15) and #2 control pins.

131

## Logic Diagram



### Absolute Maximum Ratings (Note 1)

1000

27.0

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		v
VI	DC input Voltage	-0.5 to +7.0		V
vo	DC Output Voltage	-0.5 to +7.0	Output in TRI-STATE	v
		-0.5 to V <sub>CC</sub> $+$ 0.5	Output in High or Low State (Note 2)	V
liк	DC Input Diode Current	- 50	V <sub>I</sub> < GND	mA
loк	DC Output Diode Current	-50 +50	$V_{O} < GND$ $V_{O} > V_{CC}$	mA
lo	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current per Supply Pin	±100		mA
IGND	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: IO Absolute Maximum Rating must be observed.

### **Recommended Operating Conditions**

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating Data Retention		3.6 3.6	v
VI	Input Voltage		0	5,5	v
Vo	Output Voltage	HIGH or LOW State TRI-STATE	0 0	V <sub>CC</sub> 5.5	v
IOH/IOL	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V$		±24 ±12	mA
TA	Free-Air Operating Temperature		-40	85	℃
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$ ,	$V_{\rm CC} = 3.0 V$	0	10	ns/V

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	$T_A = -40^\circ C \text{ to } +85^\circ C$		Units
Symbol	raiailietei			Min	Max	
ViH	HIGH Level Input Voltage		2.7-3.6	2.0		V
VIL	LOW Level Input Voltage		2.7-3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7-3.6	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		V
VOL	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7-3.6		0.2	V
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		$l_{OL} = 16 \text{ mA}$	3.0		0.4	V
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	V
ų	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.7-3.6		±5.0	μΑ
loz	TRI-STATE I/O Leakage	$0 \le V_0 \le 5.5V$ $V_I = V_{IH} \text{ or } V_{IL}$	2.7-3.6		±5.0	μΑ
OFF	Power-Off Leakage Current	$V_{\rm I}$ or $V_{\rm O} = 5.5 V$	0		100	μΑ
lcc	Quiescent Supply Current	$V_{I} = V_{CC} \text{ or } GND$	2.7-3.6		20	μA
		$3.6V \le V_{I}, V_{O} \le 5.5V$	2.7-3.6		±20	μA
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	μΑ

## **AC Electrical Characteristics**

Symbol		$T_{A} = -40^{\circ}C \text{ to } + 85^{\circ}C$				
	Parameter	$V_{CC} = 3.3V \pm 0.3V$		V <sub>CC</sub> = 2.7V		Units
		Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	170				MHz
<sup>t</sup> PHL t <sub>PLH</sub>	Propagation Delay Bus to Bus	1.5 1.5	5.0 5.0	1.5 1.5	6.0 6.0	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Clock to Bus	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Select to Bus	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
tPZL tPZH	Output Enable Time	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	ns
t <sub>PLZ</sub>	Output Disable Time	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
ts	Setup Time	2.5		2.5		ns
tн	Hold Time	1.5		1.5		ns
tw	Pulse Width	3.0		3.0		ns
toshl toslh	Output to Output Skew (Note 1)		1.0 1.0			ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

## **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak VOL	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	v
VOLV	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	v

### Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub> Input Capacitance		$V_{CC} = Open, V_1 = 0V \text{ or } V_{CC}$	7	pF
COUT	Output Capacitance	$V_{CC} = 3.3V, V_I = 0V \text{ or } V_{CC}$	8	pF
CPD	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $F = 10$ MHz	20	pF

## 74LCX16652 Ordering Information

A. -----

100

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

