

## 74LCX573

### Octal Latch with 5V Tolerant Inputs and Outputs

#### General Description

The 'LCX573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ( $\overline{OE}$ ) inputs.



The 'LCX573 is functionally identical to the 'LCX373 but has inputs and outputs on opposite sides.

The 'LCX573 is designed for low voltage (3.3V) applications with capability of interfacing to a 5V signal environment. The 'LCX573 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### Features


- 5V tolerant inputs and outputs
- 7.0 ns  $t_{PD}$  max, 10  $\mu$ A  $I_{CCQ}$  max
- Power down high impedance inputs and outputs
- 2.0V–3.6V  $V_{CC}$  supply operation
- $\pm 24$  mA output drive
- Implements patented Quiet Series™ noise/EMI reduction circuitry
- Functionally compatible with 74 series 573
- Latch-up performance exceeds 500 mA
- ESD performance:
  - Human body model > 2000V
  - Machine model > 200V

#### Logic Symbols



#### Connection Diagrams

Pin Assignment  
for SOIC, SSOP and TSSOP



Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
$\overline{OE}$	TRI-STATE Output Enable Input
O <sub>0</sub> –O <sub>7</sub>	TRI-STATE Latch Outputs

	SOIC JEDEC	SOIC EIAJ	SSOP TYPE II	TSSOP JEDEC
Order Number	74LCX573WM 74LCX573WMX	74LCX573SJ 74LCX573SJX	74LCX573MSA 74LCX573MSAX	74LCX573MTC 74LCX573MTCX
See NS Package Number	M20B	M20D	MSA20	MTC20

## Functional Description

The 'LCX573 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the buffers are enabled. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

## Truth Table

Inputs			Outputs
$\overline{OE}$	LE	D	$O_n$
L	H	H	H
L	H	L	L
L	L	X	$O_0$
H	X	X	Z

H = HIGH Voltage


L = LOW Voltage

Z = High Impedance

X = Immaterial

$O_0$  = Previous  $O_0$  before HIGH-to-LOW transition of Latch Enable

## Logic Diagram



TL/F/12405-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
$V_{CC}$	Supply Voltage	-0.5 to +7.0		V
$V_I$	DC Input Voltage	-0.5 to +7.0		V
$V_O$	DC Output Voltage	-0.5 to +7.0	Output in TRI-STATE	V
		-0.5 to $V_{CC} + 0.5$	Output in High or Low State (Note 2)	V
$I_{IK}$	DC Input Diode Current	-50	$V_I < GND$	mA
$I_{OK}$	DC Output Diode Current	-50	$V_O < GND$	mA
		+50	$V_O > V_{CC}$	
$I_O$	DC Output Source/Sink Current	$\pm 50$		mA
$I_{CC}$	DC Supply Current per Supply Pin	$\pm 100$		mA
$I_{GND}$	DC Ground Current per Ground Pin	$\pm 100$		mA
$T_{STG}$	Storage Temperature	-65 to +150		°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2:  $I_O$  Absolute Maximum Rating must be observed.

## Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
$V_{CC}$	Supply Voltage	Operating	2.0	3.6
		Data Retention	1.5	3.6
$V_I$	Input Voltage	0	5.5	V
$V_O$	Output Voltage	HIGH or LOW State	0	$V_{CC}$
		TRI-STATE	0	5.5
$I_{OH}/I_{OL}$	Output Current	$V_{CC} = 3.0V - 3.6V$	$\pm 24$	mA
		$V_{CC} = 2.7V$	$\pm 12$	
$T_A$	Free-Air Operating Temperature	-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$ , $V_{CC} = 3.0V$	0	10	ns/V

## DC Electrical Characteristics

Symbol	Parameter	Conditions	$V_{CC}$ (V)	$T_A = -40^\circ C$ to $+85^\circ C$		Units
				Min	Max	
$V_{IH}$	HIGH Level Input Voltage		2.7-3.6	2.0		V
$V_{IL}$	LOW Level Input Voltage		2.7-3.6		0.8	V
$V_{OH}$	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7-3.6	$V_{CC} - 0.2$		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		V
$V_{OL}$	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7-3.6		0.2	V
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	V
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	V
$I_I$	Input Leakage Current	$0 \leq V_I \leq 5.5V$	2.7-3.6		$\pm 5.0$	$\mu A$
$I_{OZ}$	TRI-STATE Output Leakage	$0 \leq V_O \leq 5.5V$ $V_I = V_{IH}$ or $V_{IL}$	2.7-3.6		$\pm 5.0$	$\mu A$
$I_{OFF}$	Power-Off Leakage Current	$V_I$ or $V_O = 5.5V$	0		100	$\mu A$
$I_{CC}$	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7-3.6		10	$\mu A$
		$3.6V \leq V_I, V_O \leq 5.5V$	2.7-3.6		$\pm 10$	$\mu A$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	$\mu A$

## AC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = −40°C to +85°C				Units
		V <sub>CC</sub> = 3.3V ±0.3V		V <sub>CC</sub> = 2.7V		
		Min	Max	Min	Max	
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	1.5 1.5	7.0 7.0	1.5 1.5	7.5 7.5	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time	1.5 1.5	7.5 7.5	1.5 1.5	8.0 8.0	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time	1.5 1.5	6.0 6.0	1.5 1.5	6.5 6.5	ns
t <sub>S</sub>	Setup Time, D <sub>n</sub> to LE	2.5		2.5		ns
t <sub>H</sub>	Hold Time, D <sub>n</sub> to LE	1.5		1.5		ns
t <sub>W</sub>	LE Pulse Width	3.3		3.3		ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew (Note 1)		1.0 1.0			ns

**Note 1:** Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW ( $t_{OSHL}$ ) or LOW to HIGH ( $t_{OSLH}$ ).

## Dynamic Switching Characteristics


Symbol	Parameter	Conditions	$V_{CC}$ (V)	$T_A = 25^{\circ}\text{C}$	Units
				Typical	
$V_{OLP}$	Quiet Output Dynamic Peak $V_{OL}$	$C_L = 50\text{ pF}$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$	3.3	0.8	V
$V_{OLV}$	Quiet Output Dynamic Valley $V_{OL}$	$C_L = 50\text{ pF}$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$	3.3	0.8	V

## Capacitance

Symbol	Parameter	Conditions	Typical	Units
$C_{IN}$	Input Capacitance	$V_{CC} = \text{Open}$ , $V_I = 0V$ or $V_{CC}$	7	pF
$C_{OUT}$	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
$C_{PD}$	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $F = 10\text{ MHz}$	25	pF

## 74LCX573 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



TL/F/12405-6