54/74164 54LS/74LS164

SERIAL-IN PARALLEL-OUT SHIFT REGISTER


DESCRIPTION — The '164 is a high speed 8-bit serial-in parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds.

- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- GATED SERIAL DATA INPUT
- FULLY SYNCHRONOUS DATA TRANSFERS

ORDERING CODE: See Section 9

| | PIN | COMMERCIAL GRADE | MILITARY GRADE | PKG | | |
|--------------------|-----|--|---|------|--|--|
| PKGS | оит | $V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$ | TYPE | | |
| Plastic DIP (P) | Α | 74164PC, 74LS164PC | | 9A | | |
| Ceramic DIP (D) | Α | 74164DC, 74LS164DC | 54164DM, 54LS164DM | 6A | | |
| Flatpak (F) | Α | 74164FC, 74LS164FC | 54164FM, 54LS164FM | 31 | | |


CONNECTION DIAGRAM PINOUT A



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74 (U.L.) HIGH/LOW | 54/74LS (U.L.) HIGH/LOW | |
|---------------------------------|--|---------------------------------|----------------------------|--|
| A, B | Data Inputs | 1.0/1.0 | 0.5/0.25 | |
| CP | Clock Pulse Input (Active Rising Edge) | 1.0/1.0 | 0.5/0.25 | |
| CP MR | Master Reset Input (Active LOW) | 1.0/1.0 | 0.5/0.25 | |
| Q ₀ — Q ₇ | Outputs | 10/5.0 | 10/5.0 (2.5) | |

LOGIC SYMBOL



FUNCTIONAL DESCRIPTION — The '164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A \bullet B) that existed before the rising clock edge. A LOW level on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

MODE SELECT TABLE

| OPERATING | l | NPL | JTS | OUTPUTS | | |
|---------------|------|-----|---------|---------|---|--|
| MODE | MR | Α | В | q | Q1 — Q7 | |
| Reset (Clear) | L | Х | Х | L | L-L | |
| Shift | TITI | h h | u - u - | ILLL | q ₀ — q ₆ q ₀ — q ₆ q ₀ — q ₆ | |


L (I) = LOW Voltage Levels

H (h) = HIGH Voltage Levels

X = Immaterial

 $q_n = Lower$ case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMTER | | 54/74 | | 54/74LS | | UNITS | CONDITIONS | |
|--------|---------------------------------|----|-------|----------------|---------|--------------|-------|---|--|
| | | | | Max | Min | Max | | | |
| los | Output Short Circuit Current | XM | ı | -27.5 -27.5 | | -100 -100 | mA | V _{CC} = Max | |
| lcc | Power Supply Current | | | 54 | | 27 | mA | A, B = Gnd, V_{CC} = Max CP = 2.4 V, \overline{MR} = \Box | |

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

| | | 54/74 | 54/74LS | UNITS | CONDITIONS |
|------------------|---|-------------------------------------|------------------------|-------|---|
| SYMBOL | PARAMETER | $C_L = 15 pF$ $R_L = 800 \Omega$ | C _L = 15 pF | | |
| | | Min Max | Min Max | | |
| f _{max} | Maximum Clock Frequency | 25 | 25 | MHz | Figs. 3-1, 3-8 |
| t _{PLH} | Propagation Delay CP to Q _n | 27 32 | 27 32 | ns | Figs. 3-1, 3-8 |
| tpLH tpHL | Propagation Delay CP to Q _n | 30 37 | | ns | Figs. 3-1, 3-8 C _L = 50 pF |
| tPHL | Propagation Delay MR to Qn | 36 | 36 | ns | Figs. 3-1, 3-16 |
| tpHL | Propagation Delay MR to Q _n | 42 | | ns | Figs. 3-1, 3-16 C _L = 50 pF |

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25° C

| SYMBOL | PARAMETER | 54/74 | 54/74LS | UNITS | CONDITIONS |
|--|--|----------|------------|-------|------------|
| | TANAMETEN | Min Ma | x Min Max | | |
| t _s (H) t _s (L) | Setup Time HIGH or LOW A or B to CP | 15 15 | 15 15 | ns | Fig. 3-6 |
| th (H) th (L) | Hold Time HIGH or LOW A or B to CP | 0 | 5.0 5.0 | ns | 1.19. 0 0 |
| t _w (H) t _w (L) | CP Pulse Width HIGH or LOW | 20 20 | 20 20 | ns | Fig. 3-8 |
| t _w (L) | MR Pulse Width LOW | 20 | 20 | ns | Fig. 3-16 |
| trec | Recovery Time MR to CP | | 20 | ns | Fig. 3-16 |