54/74165 54LS/74LS165


8-BIT PARALLEL-TO-SERIAL CONVERTER

DESCRIPTION — The '165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load (\overrightarrow{PL}) input is LOW. With \overrightarrow{PL} HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (Ds) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	A	74165PC, 74LS165PC		9B
Ceramic DIP (D)	A	74165DC, 74LS165DC	54165DM, 54LS165DM	6B
Flatpak (F)	А	74165FC, 74LS165FC	54165FM, 54LS165FM	4L


CONNECTION DIAGRAM PINOUT A



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP ₁ , CP ₂	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	0.5/0.25
Ds	Serial Data Input	1.0/1.0	0.5/0.25
Ds PL	Asynchronous Parallel Load Input (Active LOW)	2.0/2.0	1.5/0.75
$P_0 - P_7$	Parallel Data Inputs	1.0/1.0	0.5/0.25
Q ₇	Serial Output From Last Stage	20/10	10/5.0
			(2.5)
Q ₇	Complementary Output	20/10	10/5.0 (2.5)

LOGIC SYMBOL



V_{CC} = Pin 16 GND = Pin 8 **FUNCTIONAL DESCRIPTION** — The '165 contains eight clocked master/slave RS flip-flops connected as a shift register with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the \overline{PL} signal is LOW. The parallel data can change while \overline{PL} is LOW provided that the recommended setup and hold times are observed.

For clocked operation, \overline{PL} must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

TRUTH TABLE


		CP CONTENTS							RESPONSE		
PL	1	2	Q	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	
L	Х	Х	P ₀	P ₁	P ₂	Рз	P4	P ₅	P ₆	P ₇	Parallel Entry
H I	L	5	Ds	Q_0	Q_1	Q_2	Qз	Q4	Q ₅	Q_6	Right Shift
H I	Н	5	Q ₀	Q ₁	Q_2	Q_3	Q4	Q ₅	Q_6	Q_7	No Change
H		L	Ds	Q_0	Q ₁	Q_2	Q ₃	Q4	Q_5	Q_6	Right Shift
Н	5	Н	Q ₀	Q_1	Q_2	Q_3	Q4	Q_5	Q ₆	Q ₇	No Change

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS O

SYMBOL los	PARAMETER		54	54/74 54/74LS		UNITS	CONDITIONS	
			Min	Max	Min	Max	0.11.10	CONDITIONS
	Output Short Circuit Current	XM	-20 -18	-55 -55			mA	V _{CC} = Max
lcc	Power Supply Current			63		36	mA	V _{CC} = Max, PL = \ P _n = _ CP ₁ , CP ₂ = 4.5 V

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{C}$ (See Section 3 for waveforms and load configurations)

SYMBOL		54/74	54/74LS	UNITS	CONDITIONS
	PARAMETER	C _L = 15 pF R _L = 400 Ω	C _L = 15 pF		
		Min Max	Min Max		
fmax	Maximum Clock Frequency	20	30	MHz	Figs. 3-1, 3-8
tpLH tpHL	Propagation Delay PL to Q ₇ or Q ₇	31 40	30 30	ns	Figs. 3-1, 3-16
tPLH tPHL	Propagation Delay CP ₁ to Q ₇ or Q ₇	24 31	30 30	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay P7 to Q7	17 36	25 30	ns	Figs. 3-1, 3-5
tpLH tpHL	Propagation Delay P7 to Q7	27 27	30 25	ns	Figs. 3-1, 3-4

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54	54/74		74LS	UNITS	CONDITIONS
		Min	Max	Min	Max	5.0.75	CONDITIONS
t _s (H) t _s (L)	Setup Time HIGH or LOW Pn to PL	10 10		10 10		ns	Fig. 3-13
t _h (H) t _h (L)	Hold Time HIGH or LOW Pn to PL	0		5.0 5.0		ns	
t _s (H)	Setup Time HIGH or LOW Ds to CPn	20 20		10 10		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW Ds to CPn	0		5.0 5.0		ns	Fig. 3-6
ts (H)	Setup Time HIGH CP ₁ to CP ₂ or CP ₂ to CP ₁	30		30		ns	
tw (H)	CPn Pulse Width HIGH	25		20		ns	Fig. 3-8
t _w (L)	PL Pulse Width LOW	15		15		ns	
trec	Recovery Time PL to CPn	45		15		ns	Fig. 3-16