

OC - Open Collector

181

**FUNCTIONAL DESCRIPTION** — The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ( $S_0 - S_3$ ) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_n + 4$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate). In the ADD mode,  $\overline{P}$  indicates that  $\overline{F}$  is 15 or more, while  $\overline{G}$  indicates that  $\overline{F}$  is 16 or more. In the SUBTRACT mode,  $\overline{P}$  indicates that  $\overline{F}$  is zero or less, while  $\overline{G}$  indicates that  $\overline{F}$  is less than zero.  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ( $C_{n+4}$ ) signal to the Carry input ( $C_n$ ) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four  $\overline{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C<sub>n</sub> + 4 signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

						-		
M	MODE SELECT INPUTS				/E LOW OPERANDS & Fn OUTPUTS	ACTIVE HIGH OPERANDS & Fn OUTPUTS		
S3	S2	S1	S <sub>0</sub>		$\begin{array}{l} \text{ARITHMETIC}^{**} \\ (\text{M} = \text{L}) \ (\text{C}_{\text{n}} = \text{L}) \end{array}$		ARITHMETIC <sup>**</sup> ( $M = L$ ) ( $C_n = H$ )	
L L L	L L L	L L H H	L H L H	A AB A + B Logic 1	A minus 1 AB minus 1 AB minus 1 minus 1	Ā A + B ĀB Logic 0	A A + B A + B minus 1	
L L L	ннн	L L H H	L H L H	$\overline{A + B} \\ \overline{B} \\ \overline{A + B} \\ A + \overline{B}$	A plus (A + $\overline{B}$ ) AB plus (A + $\overline{B}$ ) A minus B minus 1 A + $\overline{B}$	AB B A⊕B AB	A plus AB (A + B) plus AB A minus B minus 1 AB minus 1	
ннн	L L L	L L H H	L H L H	ĀB A ⊕ B B A + B	A plus (A + B) A plus B AB plus (A + B) A + B	<u>Ā + B</u> A ⊕ B B AB	A plus AB A plus B (A + B) plus AB AB minus 1	
н нн н н	H H H H H	L L H H	L H L H	Logic 0 AB AB A	A plus A⁺ AB plus A AB minus A A	Logic 1 A + <del>B</del> A + B A		

#### FUNCTION TABLE

\*each bit is shifted to the next more significant position

\*\*arithmetic operations expressed in 2s complement notation



# 181

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS	
01111202		Min	Max			
юн	Output HIGH Current, A		100	μA	V <sub>CC</sub> = Min, V <sub>OH</sub> = 5.5 \	
	Dawar Swaath Overset	XM XC		32 34	mA	$V_{CC} = Max$ $\overline{B}_n, C_n = Gnd$ $S_n, M, \overline{A}_n = 4.5 V$
lcc	Power Supply Current	XM XC		35 37	mA	V <sub>CC</sub> = Max Ā <sub>n</sub> , Ē <sub>n</sub> , C <sub>n</sub> = Gnd M, S <sub>n</sub> = 4.5 V

### AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		54/	74LS			
SYMBOL	PARAMETER	CL =	C <sub>L</sub> = 15 pF		CONDITIONS	
		Min	Max	1		
tРLH tPHL	Propagation Delay C <sub>n</sub> to C <sub>n</sub> + 4		27 20	ns	M = Gnd, Figs. 3-1, 3-5 Tables   & II	
tPLH tPHL	Propagation Delay Cn to F		26 20	ns	M = Gnd, Figs. 3-1, 3-5 Table I	
tplh tphL	Propagation Delay Ā or B to G		29 23	ns	$\begin{array}{l} \text{M, S}_1,  \text{S}_2 = \text{Gnd; S}_1, \\ \text{S}_3 = 4.5 \text{ V; Figs. 3-1, 3-5} \\ \text{Table I} \end{array}$	
tPLH tPHL	Propagation Delay Ā or Ē to Ğ		32 26	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
tplh tphL	Propagation Delay Ā or B to P		30 30	ns	M, S <sub>1</sub> , S <sub>2</sub> = Gnd; S <sub>0</sub> , S <sub>3</sub> = 4.5 V; Figs. 3-1, 3-4; Table I	
tPLH tPHL	Propagation Delay Ā or B to 편		30 33	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
tPLH tPHL	Propagation Delay Āi or Bi to Fi		32 25	ns	M, S <sub>1</sub> , S <sub>2</sub> = Gnd; S <sub>0</sub> , S <sub>3</sub> = 4.5 V; Figs. 3-1, 3-5 Table I	
tPLH tPHL	Propagation Delay Ā; or Ē; to F;		32 32	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; Figs. 3-1, 3-4 3-5; Table II	
tPLH tPHL	Propagation Delay A or B to F		33 29	ns 🔹	M = 4.5 V; Figs. 3-1, 3-5; Table III	
tPLH tPHL	Propagation Delay Ā or B to C <sub>n</sub> + 4	0	38 38	ns	M, S <sub>1</sub> , S <sub>2</sub> = Gnd; S <sub>0</sub> , S <sub>3</sub> = 4.5 V; Figs. 3-1, 3-4 Table I	

### AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C} (Cont'd)$

		54/74LS				
SYMBOL	PARAMETER	CL =	15 pF	UNITS	CONDITIONS	
		Min	Max	1		
₩ ТРНL	Propagation Delay $\overline{A}$ or $\overline{B}$ to $C_n + 4$		41 41	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
ФLН tPHL	Propagation Delay $\overline{A}$ or $\overline{B}$ to $A = B$		50 62	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; R <sub>L</sub> = 2 kΩ to 5.0 V; Figs. 3-2, 3-4, 3-5; Table II	

SUM MODE TEST TABLE I

**FUNCTION INPUTS:**  $S_0 = S_3 = 4.5 V$ ,  $S_1 = S_2 = M = 0 V$ 

SYMBOL		SAMERIT		OTHER DA	OTHER DATA INPUTS		
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	
tPLH tPHL	Āi	Bi	None	Remaining A and B	Cn	Fi	
tPLH tPHL	Bi	Āi	None	$\frac{\text{Remaining}}{\overline{A} \text{ and } \overline{B}}$	Cn	Fi	
tPLH tPHL	Ā	B	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	P	
tpLH tpHL	Ē	Ā	None	None	Remaining A and B, Cn	P	
tplh tphl	Ā	None	B	Remaining B	Remaining Ā, C <sub>n</sub>	G	
tPLH tPHL	B	None	Ā	Remaining B	Remaining Ā, Cn	Ğ	
tPLH tPHL	Ā	None	B	Remaining B	Remaining Ā, Cn	Cn + 4	
tPLH tPHL	B	None	Ā	Remaining B	Remaining Ā, C <sub>n</sub>	Cn + 4	
tPLH tPHL	Cn	None	None			Any F or Cn + 4	

# 181

i.

FF MODE T	EST TABLE II	<b>FUNCTION INPUTS:</b> $S_1 = S_2 = 4.5 V$ , $S_0 = S_3 = M = 0$						
SYMBOL		OTHER INPUT SAME BIT		OTHER DA				
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST		
tplh tphl	Ā	None	B	Remaining Ā	Remaining B, Cn	Fi		
tPLH tPHL	B	Ā	None	Remaining Ā	Remaining B, C <sub>n</sub>	Fi		
tPLH tPHL	Ā	None	B	None	Remaining Ā and Ē, C <sub>n</sub>	P		
tplh tphL	B	Ā	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	P		
tPLH tPHL	Ā	B	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	G		
tPLH tPHL	B	None	Ā	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	G		
tplH tpHL	Ā	None	B	Remaining A	Remaining B, Cn	A = B		
tPLH tPHL	B	Ā	None	Remaining Ā	Remaining B, C <sub>n</sub>	A = B		
tPLH tPHL	Ā	B	None	None	Remaining $\overline{A}$ and $\overline{B}$ , C <sub>n</sub>	Cn + 4		
tPLH tPHL	B	None	Ā	None	Remaining A and B, Cn	Cn + 4		
tPLH tPHL	Cn	None	None	All Ā and B	None	Cn + 4		

LOGIC MODE TEST TABLE III FUNCTION INPUTS:  $S_1 = S_2 = M = 4.5 V$ ,  $S_0 = S_3 = 0 V$ 

SYMBOL		OTHER INPUT SAME BIT		OTHER D		
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST
tрLH tpнL	Ā	B	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	Any F
tPLH tPHL	B	Ā	None	None	Remaining A and B, Cn	Any F