## 54/74196 54LS/74LS196

## PRESETTABLE DECADE COUNTERS


**DESCRIPTION** — The '196 decade ripple counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8421) sequence or in a bi-quinary mode producing a 50% duty cycle output. Both circuit types have a Master Reset ( $\overline{\text{MR}}$ ) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input ( $\overline{\text{PL}}$ ) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs ( $\overline{\text{Pn}}$ ) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when  $\overline{\text{PL}}$  is LOW and storing the data when  $\overline{\text{PL}}$  is HIGH. In the counting modes, state changes are initiated by the falling edge of the clock.

- HIGH COUNTING RATES TYPICALLY 60 MHz
- CHOICE OF COUNTING MODES BCD, BI-QUINARY, BINARY
- ASYNCHRONOUS PRESET AND MASTER RESET


**ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C to} +125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	A	74196PC, 74LS196PC		9A
Ceramic DIP (D)	Α	74196DC, 74LS196DC	54196DM, 54LS196DM	6A
Flatpak (F)	Α	74196FC, 74LS196FC	54196FM, 54LS196FM	31

# CONNECTION DIAGRAM PINOUT A



#### **LOGIC SYMBOL**



V<sub>CC</sub> = Pin 14 GND = Pin 7

#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
CP <sub>0</sub>	÷2 Section Clock Input (Active Falling Edge)	2.0/3.0	1.0/1.5	
CP <sub>1</sub>	÷5 Section Clock Input (Active Falling Edge)	3.0/4.0	2.0/1.75	
MR	Asynchronous Master Reset Input (Active LOW)	2.0/2.0	1.0/0.5	
P <sub>0</sub> — P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	0.5/0.25	
P <sub>0</sub> — P <sub>3</sub> PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25	
Q <sub>0</sub> — Q <sub>3</sub> *	Flip-flop Outputs*	20/10	10/5.0 (2.5)	


 ${}^{\bullet}Q_0$  is guaranteed to drive the full rated fan-out plus the  $\overline{CP}_1$  input.

**FUNCTIONAL DESCRIPTION** — The '196 and '197 are asynchronous presettable decade and binary ripple counters. The '196 decade counter is partitioned into divide-by-two and divide-by-five sections while the '197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The  $\overline{CP_0}$  input serves the  $\overline{Q_0}$  flip-flop in both circuit types while the  $\overline{CP_1}$  input serves the divide-by-five or divide-by-eight section. The  $\overline{Q_0}$  output is designed and specified to drive the rated fan-out plus the  $\overline{CP_1}$  input. With the input frequency connected to  $\overline{CP_0}$  and with  $\overline{Q_0}$  driving  $\overline{CP_1}$ , the '197 forms a straight forward modulo-16 counter, with  $\overline{Q_0}$  the least significant output and  $\overline{Q_3}$  the most significant output.

The '196 decade counter can be connected up to operate in two different count sequences. With the input frequency connected to  $\overline{CP_0}$  and with  $Q_0$  driving  $\overline{CP_1}$ , the circuit counts in the BCD (8421) sequence. With the input frequency connected to  $\overline{CP_1}$  and  $Q_3$  driving  $\overline{CP_0}$ ,  $Q_0$  becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.


The '196 and '197 have an asynchronous active LOW Master Reset input  $(\overline{MR})$  which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input  $(\overline{PL})$  overrides the clock inputs and loads the data from Parallel Data  $(P_0 - P_3)$  inputs into the flip-flops. While  $\overline{PL}$  is LOW, the counters act as transparent latches and any change in the  $P_n$  inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of  $\overline{PL}$  should be observed.


#### **LOGIC DIAGRAM**





#### **BCD STATE DIAGRAM**





#### **MODE SELECT TABLE**

	INPL	JTS	RESPONSE			
MR	MR PL CP		RESPONSE			
LHH	X L H	X X L	Q <sub>n</sub> forced LOW P <sub>n</sub> → Q <sub>n</sub> Count Up			

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARMETER		54/74		54/74LS		UNITS	CONDITIONS
	, Alline IE	Min	Max	Min	Max	0.4.10		
Іін	Input HIGH Current	CP <sub>0</sub> '196 CP <sub>1</sub> '197 CP <sub>1</sub>		1.0 1.0 1.0		0.2 0.4 0.2	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5 V
lcc	Power Supply Current			59		20	mA	V <sub>CC</sub> = Max All Inputs = Gnd

			54/74		54/74LS			
SYMBOL	PARAMETER		$C_L = 15 pF$ $R_L = 400 \Omega$		C <sub>L</sub> = 15 pF		UNITS	CONDITIONS
			Min	Max	Min	Max		
f <sub>max</sub>	Maximum Count '196 Frequency at CPo '197				45 50		MHz	Figs. 3-1, 3-9
f <sub>max</sub>	Maximum Count '196 Frequency at CP1 '197		25 25		22.5 25		MHz	Fig. 3-9
tpLH tpHL	Propagation Delay CP <sub>0</sub> to Q <sub>0</sub>			12 15		12 12	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP <sub>1</sub> to Q <sub>1</sub>			18 21		14 14	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay '196			36 42		34 32	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP <sub>1</sub> to Q <sub>2</sub> '197			36 42		36 34	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay 7196			21 18		18 18	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay '197			54 63		50 55	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay			24 38		15 35	ns	Figs. 3-2, 3-5
tpLH tpHL	Propagation Delay PL to Qn			33 36		24 35	ns	Figs. 3-1, 3-17
t <sub>PHL</sub>	Propagation Delay MR to Qn			37		37	ns	Figs. 3-1, 3-17
AC OPERA	ATING REQUIREMENTS: V	cc = +5.	0 V, T	A = +2	5°C			
SYMBOL	PARAMETER		54	1/74	54/	74LS	UNITS	CONDITIONS
		TANAMETEN		Max	Min	Мах	J	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW		10 15		8.0 12		ns	Fig. 3-13
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW				0 6.0		ns	Fig. 3-13
t <sub>w</sub> (H)	CP <sub>0</sub> Pulse Width HIGH '196		20 20		12 10		ns	Fig. 3-9
t <sub>w</sub> (H)	CP₁ Pulse Width HIGH	'196 '197	30 30		24 20		ns	Fig. 3-9
t <sub>w</sub> (L)	PL Pulse Width LOW				18		ns	Fig. 3-17
t <sub>w</sub> (L)	MR Pulse Width LOW		15		12		ns	Fig. 3-17
t <sub>rec</sub>	Recovery Time PL to CPn				16		ns	Fig. 3-17
trec	Recovery Time MR to CPn				18		ns	Fig. 3-17