54/74283 54LS/74LS283

4-BIT BINARY FULL ADDER (With Fast Carry)

DESCRIPTION — The '283 high speed 4-bit binary full adders with internal carry lookahead accept two 4-bit binary words $(A_0 - A_3, B_0 - B_3)$ and a Carry input (C₀). They generate the binary Sum outputs $(S_0 - S_3)$ and the Carry output (C₄) from the most significant bit. They operate with either active HIGH or active LOW operands (positive or negative logic).

ORDERING CODE: See Section 9

				· · · · · · ·
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to} +125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	A	74283PC, 74LS283PC		9B
Ceramic DIP (D)	A	74283DC, 74LS283DC	54283DM, 54LS283DM	6B
Flatpak (F)	A	74283FC, 74LS283FC	54283FM, 54LS283FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW		
A0 - A3	A Operand Inputs	1.0/1.0	1.0/0.5		
$\begin{array}{c} A_0 - A_3 \\ B_0 - B_3 \end{array}$	B Operand Inputs	1.0/1.0	1.0/0.5		
Co	Carry Input	1.0/1.0	0.5/0.25		
So — S3	Sum Outputs	20/10	10/5.0		
			(2.5)		
C4	Carry Output	10/5.0	10/5.0		
			(2.5)		

LOGIC SYMBOL



S11 16 Vcc 15 B2 B1 2 14 A2 A1 3 13 S2 S0 4 12 A3 A0 5 11 B3 B₀ 6 10 S3 C0 7 9 C4 GND 8

CONNECTION DIAGRAM PINOUT A **FUNCTIONAL DESCRIPTION** — The '283 adds two 4-bit binary words (A plus B) plus the incoming carry C_0 . The binary sum appears on the Sum (S₀ — S₃) and outgoing carry (C₄) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

Interchanging inputs of equal weight does not affect the operation. Thus C_0 , A_0 , B_0 can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the '283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that if C_0 is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Example:

	C ₀	A ₀	A1	A ₂	A ₃	B ₀	B ₁	B ₂	Вз	S ₀	S1	S ₂	S ₃	C4
Logic Levels	L	L	н	L	н	н	L	L	н	н	н	L	L	н
Active HIGH Active LOW	0 1	0 1	1 0	0 1	1 0	1 0	0 1	0 1	1 0	1 0	1 0	0 1	0 1	1 0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0

Due to pin limitations, the intermediate carries of the '283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. *Figure a* shows a way of making a 3-bit adder. Tying the operand inputs of the fourth adder (A_3 , B_3) LOW makes S_3 dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, *Figure b* shows a way of dividing the '283 into a 2-bit and a 1-bit adder. The third stage adder (A_2 , B_2 , S_2) is used merely as a means of getting a carry (C_{10}) signal into the fourth stage (via A_2 and B_2) and bringing out the carry from the second stage on S_2 . Note that as long as A_2 and B_2 are the same, whether HIGH or LOW, they do not influence S_2 . Similarly, when A_2 and B_2 are the same the carry into the third stage does not influence the carry out of the third stage. *Figure c* shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S_0 , S_1 and S_2 present a binary number equal to the number of inputs $I_1 - I_5$ that are true. *Figure d* shows one method of implementing a 5-input majority gate. When three or more of the inputs $I_1 - I_5$ are true, the output M_5 is true.



283







LOGIC DIAGRAM



<u>283</u>

SYMBOL los	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS	
		Min	Max	Min	Мах	00		
	Output Short Circuit Current at S _n	XM XC	-20 -18	-55 -55	-20 -20	-100 -100	mA	V _{CC} = Max
los	Output Short Circuit Current at C4	XM XC	-20 -18	-70 -70	-20 -20	-100 -100	mA	V _{CC} = Max
lcc	Power Supply Current	XM XC		99 110		39 39	mA	V _{CC} = Max, Inputs = Gnd ('LS283) Inputs = 4.5 V ('283)
		XM, XC				34	mA	V _{CC} = Max Inputs = 4.5 V ('LS283

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL		54/74	54/74LS			
	PARAMETER	$C_{L} = 15 \text{ pF}$ $R_{L} = 400 \Omega$	CL = 15 pF	UNITS	CONDITIONS	
		Min Max	Min Max			
tPLH tPHL	Propagation Delay C_0 to S_n	21 21	24 24	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay A _n or B _n to S _n	24 24	24 24	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay C_0 to C_4	14 16	17 17	ns	Figs. 3-1, 3-5 R _L = 780 Ω ('283)	
tPLH tPHL	Propagation Delay A_n or B_n to C4	14 16	17 17	ns	Figs. 3-1, 3-5 R _L = 780Ω ('283)	